IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
MRIS, ITE-MMS 2018-07-06
16:35		 Tokyo Waseda Univ. Ultra-high-efficient Writing in Voltage-Control Spintronics Memory(VoCSM)
Altansargai Buyandalai, Mariko Shimizu, Hiroaki Yoda, Tomoaki Inokuchi, Yuichi Ohsawa, Naoharu Shimomura, Satoshi Shirotori, Hideyurki Sugiyama, Yushi Kato, Mizue Ishikawa, Katsuhiko Koi, Soichi Oikawa, Kazutaka Ikegami, Satoshi Takaya, Shinobu Fujita, Atsushi Kurobe (Toshiba Corporation) 		 [more]
ICD 2017-04-20
10:10		 Tokyo   [Invited Lecture] Voltage-Control Spintronics Memory(VoCSM) Having Potentials of Ultra-Low Energy-Consumption and High-Density
Hiroaki Yoda, Naoharu Simomura, Yuichi Osawa, Satoshi Shiratori, Yushi Kato, Iguchi Tomoaki, Yuzou Kamiguchi, Buyandalai Altansargai, Yoshiaki Saito, Katsuhiko Koi, Sugiyama Hideyuki, Souichi Oikawa, Shimizu Mariko, Miaue Ishikawa, Kazutaka Ikegami (Toshiba) ICD2017-1		  [more] ICD2017-1
pp.1-4
SDM 2017-01-30
14:00		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Novel Voltage Controlled MRAM (VCM) with Fast Read/Write Circuits for Ultra Large Level Cache
Yoichi Shiota (AIST), Hiroki Noguchi, Kazutaka Ikegami, Keiko Abe, Shinobu Fujita (Toshiba), Takayuki Nozaki, Shinji Yuasa (AIST), Yoshishige Suzuki (Osaka Univ.) SDM2016-135		 In future processing system, the memory capacity of last level cache (LLC) must be increased, because LLC needs to cover... [more] SDM2016-135
pp.21-24
SDM 2017-01-30
14:30		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Voltage-Control Spintronics Memory (VOCSM)Having Potentials of Ultra-Low Energy-Consumption and High-Density
Hiroaki Yoda, , , , , , , , , , , , , , (Toshiba) SDM2016-136		 We propose a new spintronics-based memory employing voltage-control-magnetic-anisotropy effect as a bit selecting princi... [more] SDM2016-136
pp.25-28
SDM 2016-01-28
15:20		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] MTJ based "Normally-off processors" with thermal stability factor engineered perpendicular MTJ, L2 cache based on 2T-2MTJ cell, L3 and Last Level Cache based on 1T-1MTJ cell and novel error handling scheme
Kazutaka Ikegami, Hiroki Noguchi, Satoshi Takaya, Chikayoshi Kamata, Minoru Amano, Keiko Abe, Keiichi Kushida, Eiji Kitagawa, Takao Ochiai, Naoharu Shimomura, Daisuke Saida, Atsushi Kawasumi, Hiroyuki Hara, Junichi Ito, Shinobu Fujita (Toshiba) SDM2015-126		 MTJ-based cache memory is expected to reduce processor power significantly. However, write energy increases rapidly for ... [more] SDM2015-126
pp.27-30
ICD 2015-04-17
12:40		 Nagano   [Invited Talk] Low-power Embedded Perpendicular STT-MRAM Design for Cache Memory
Hiroki Noguchi, Kazutaka Ikegami, Keiichi Kushida, Keiko Abe, Shogo Itai, Satoshi Takaya, Chika Tanaka, Chikayoshi Kamata, Minoru Amano, Eiji Kitagawa, Naoharu Shimomura, Atsushi Kawasumi, Hiroyuki Hara, Junichi Ito, Shinobu Fujita (Toshiba) ICD2015-10		  [more] ICD2015-10
pp.45-50
SDM 2015-01-27
14:50		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Low power and high memory density STT-MRAM for embedded cache memory using advanced perpendicular MTJ integrations and asymmetric compensation techniques
Kazutaka Ikegami, Hiroki Noguchi, Chikayoshi Kamata, Minoru Amano, Keiko Abe, Keiichi Kushida, Takao Ochiai, Naoharu Shimomura, Shogo Itai, Daisuke Saida, Chika Tanaka, Atsushi Kawasumi, Hiroyuki Hara, Junichi Ito, Shinobu Fujita (Toshiba) SDM2014-142		 Due to difficulty to increase clock frequency, recent processors increase cache memory to improve performance. However, ... [more] SDM2014-142
pp.29-32
ICD, CPSY 2014-12-02
10:20		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Normally-Off Computing with Perpendicular STT-MRAM
Hiroki Noguchi, Kazutaka Ikegami, Naoharu Shimomura, Tetsufumi Tanamoto, Junichi Ito, Shinobu Fujita (Toshiba) ICD2014-102 CPSY2014-114		  [more] ICD2014-102 CPSY2014-114
pp.107-112
SDM 2014-01-29
13:30		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Variable Nonvolatile Memory Arrays for Adaptive Computing Systems
Hiroki Noguchi, Susumu Takeda, Kumiko Nomura, Keiko Abe, Kazutaka Ikegami, Eiji Kitagawa, Naoharu Shimomura, Junichi Ito, Shinobu Fujita (Toshiba) SDM2013-141		  [more] SDM2013-141
p.29
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan