IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
HWS, VLD [detail] 2020-03-05
13:50		 Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)		 A Study of A H/W-S/W Co-design Method to Make Effective Utilization of System Resources
Fumitoshi Karube, Shunsuke Tatsumi, Naoya Okada, Ryo Yamamoto, Yoshihiro Ogawa (MELCO), Abraham Goldsmith, Rien Quirynen (MERL) VLD2019-116 HWS2019-89		  [more] VLD2019-116 HWS2019-89
pp.131-136
VLD 2015-03-03
11:10		 Okinawa Okinawa Seinen Kaikan A design of FIR filters using High Level Synthesis -- A automated design of FIR filters --
Ryo Yamamoto, Naoya Okada, Noriyuki Minegishi (MELCO) VLD2014-166		  [more] VLD2014-166
pp.79-83
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2014-11-28
10:30		 Oita B-ConPlaza The LSI Implementation of a Memory Based Field Programmable Device for MCU Peripherals
Yoshifumi Kawamura, Naoya Okada, Yoshio Matsuda (Kanazawa Univ.), Tetsuya Matsumura (Nihon Univ.), Hiroshi Makino (OIT), Kazutami Arimoto (Okayama Prefectural Univ.) VLD2014-108 DC2014-62		 A Field Programmable Sequencer and Memory (FPSM), which is an embedded memory based programmable device for peripherals ... [more] VLD2014-108 DC2014-62
pp.239-244
IE, ICD, VLD, IPSJ-SLDM [detail] 2013-10-07
10:30		 Aomori   A Memory Based Filed Programmable Device for Energy saving MCUs
Tetsuya Matsumura (Nihon Univ.), Yoshifumi Kawamura (Renesas Electronics), Naoya Okada (Kanazawa Univ.), Kazutami Arimoto (Okayama Prefectual Univ.), Hiroshi Makino (OIT), Yoshio Matsuda (Kanazawa Univ.) VLD2013-46 ICD2013-70 IE2013-46		 A Field Programmable Sequencer and memory (FPSM), which is an embedded memory based programmable peripherals for Micro C... [more] VLD2013-46 ICD2013-70 IE2013-46
pp.1-6
ITE-MMS, MRIS 2009-06-11
16:20		 Miyagi RIEC Tohoku Univ. Tiered Storage Architecture and Tiering Management Method for Saving Energy Consumption of High-Speed Mass Storage in HPC Systems
Hirotoshi Akaike (Hitachi, Ltd.), Kazuhisa Fujimoto, Naoya Okada, Kenji Miura, Hiroaki Muraoka (Tohoku Univ.) MR2009-5		 Recently, energy consumption of IT devices including storage systems is extraordinarily increasing, and it has become a ... [more] MR2009-5
pp.21-25
ITE-MMS, MRIS 2009-06-11
16:50		 Miyagi RIEC Tohoku Univ. Research of access prediction control method for high speed mass storage system for HPC.
Naoya Okada, Kazuhisa Fujimoto (Tohoku Univ.), Hirotoshi Akaike (Hitachi Corp.), Kenji Miura, Hiroaki Muraoka (Tohoku Univ.) MR2009-6		 These days, high speed and high efficiency mass storage systems are strongly needed. We propose a new tiered storage sys... [more] MR2009-6
pp.27-32
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan