IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 11 of 11  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, HWS
(Joint)		 2018-03-02
14:05		 Okinawa Okinawa Seinen Kaikan PL-PUF Implementation by Improvement of Capturing Timing Control Circuit
Yasuhiro Ogasahara, Yohei Hori, Hanpei Koike (AIST) VLD2017-126		 In this study, we demonstrate the first implementation of a pseudo linear feedback shift register physical unclonable fu... [more] VLD2017-126
pp.225-229
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-06
14:30		 Kumamoto Kumamoto-Kenminkouryukan Parea Reduction of Overhead in Adaptive Body Bias Technology due to Triple-well Structure
Yasuhiro Ogasahara, Toshihiro Sekigawa, Hanpei Koike (AIST) VLD2017-32 DC2017-38		  [more] VLD2017-32 DC2017-38
pp.31-35
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]		 2016-11-29
11:20		 Osaka Ritsumeikan University, Osaka Ibaraki Campus Preliminary experimental platform for FlexPower FPGA evaluation
Toshihiro Katashita, Masakazu Hioki, Yohei Hori, Hanpei Koike (AIST) RECONF2016-47		  [more] RECONF2016-47
pp.41-46
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]		 2016-11-29
09:00		 Osaka Ritsumeikan University, Osaka Ibaraki Campus Measurement of Vth Variation due to STI Stress and Inverse Narrow Channel Effect at Ultra-Low Voltage in a Variability-Suppressed Process
Yasuhiro Ogasahara, Hanpei Koike (AIST) CPM2016-76 ICD2016-37 IE2016-71		 This paper demonstrates notable impact of Vth shift due to STI-induced dopant redistribution on ultra-low voltage design... [more] CPM2016-76 ICD2016-37 IE2016-71
pp.1-6
ICD, ITE-IST 2013-07-05
16:50		 Hokkaido San Refre Hakodate A Study on 1/f Noise Characteristic in Independent-Double-Gate-FinFET
Hideo Sakai (Keio Univ.), Shin-ichi O'uchi, Kazuhiko Endo, Takashi Matsukawa, Yongxun Liu, Yuki Ishikawa, Junichi Tsukada, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike, Meishoku Masahara (AIST), Hiroki Ishikuro (Keio Univ.) ICD2013-43		 In this work, we measured 1/f noise of Independent-Double-Gate- (IDG-) FinFET which has two independent gates. Flicker n... [more] ICD2013-43
pp.119-124
SDM, ED 2011-02-23
16:30		 Hokkaido Hokkaido Univ. A Study on Precise FinFET High Frequency Characteristic Evaluation Method
Hideo Sakai (Keio Univ.), Shinichi Ouchi, Takashi Matsukawa, Kazuhiko Endo, Yongxun Liu, Junichi Tsukada, Yuki Ishikawa, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike, Kunihiro Sakamoto, Meishoku Masahara (AIST), Hiroki Ishikuro (Keio Univ.) ED2010-198 SDM2010-233		 In recent years, different research groups have been focusing on FinFET transistor research as an excellent replacement ... [more] ED2010-198 SDM2010-233
pp.37-42
ICD, IPSJ-ARC 2011-01-20
11:00		 Kanagawa Keio University (Hiyoshi Campus) Performance Evaluation of 3D FPGA with Homogeneous Tileable Structure
Naoto Miyamoto (Tohoku Univ.), Hanpei Koike (AIST), Yohei Matsumoto (Kaiyo Univ.), Tadayuki Matsumura, Kenichi Osada, Yahoko Nakagawa, Keisuke Toyama (ASET), Tadahiro Ohmi (Tohoku Univ.) 		3D LSI fabrication is a promising technology as a representative of "More Than Moore" stream. 3D FPGA is one of the kill... [more] ICD2010-130
pp.13-18
ICD, IPSJ-ARC 2011-01-20
16:20		 Kanagawa Keio University (Hiyoshi Campus) [Panel Discussion] Will 3D-ICs Become Mainstream ?
Koji Inoue (Kyushu Univ.), Nobuaki Miyakawa (HRI), Kazuya Okamoto (Osaka Univ.), Ken Takeuchi (Univ. of Tokyo), Hanpei Koike (AIST) 		 [more] ICD2010-133
p.37
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2010-12-01
09:50		 Fukuoka Kyushu University Fabrication in Low Power Process and Evaluation of Power Reconfigurable Field Programmable Gate Array
Masakazu Hioki (AIST), Takashi Kawanami (KIT), Yohei Matsumoto (TUMSAT), Toshiyuki Tsutsumi (Meiji Univ.), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST) RECONF2010-45		 Flex Power FPGA that is FPGA with power reconfigurability aims at the reduction of static power. The reduction of off cu... [more] RECONF2010-45
pp.37-42
RECONF 2009-09-17
15:40		 Tochigi Utsunomiya Univ. Design and Fabrication of Flex Power FPGA with Power Reconfigurability
Masakazu Hioki (AIST), Takashi Kawanami (Kanazawa Inst. of Tech.), Yohei Matsumoto (AIST), Toshiyuki Tsutsumi (Meiji Univ.), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST) RECONF2009-25		 Our research group has evaluated “Flex Power FPGA” which can reconfigure the power from the viewpoint of software and ha... [more] RECONF2009-25
pp.37-42
RECONF 2006-09-14
15:45		 Kumamoto Kumamoto Univ. Yield enhancement of FPGAs with intra-die variation using multiple configuration data
Yohei Matsumoto, Masakazu Hioki, Takashi Kawanami (AIST), Toshiyuki Tsutsumi (Meiji Univ.), Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike (AIST) 		 [more] RECONF2006-25
pp.29-34
 Results 1 - 11 of 11  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan