IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
PRMU, IPSJ-CVIM 2019-05-31
09:55		 Tokyo   Image Based Tiler number estimation by Using Pretext Task
Yuzuko Utsumi, Koichiro Nakamura, Masakazu Iwamura, Koichi Kise (OPU) PRMU2019-8		 (To be available after the conference date) [more] PRMU2019-8
pp.265-270
ICD, IPSJ-ARC, IPSJ-EMB 2009-01-13
10:00		 Osaka Shoushin Kaikan A 820 Mb/s Baseband Processor LSI based on LDPC Coded OFDM for UWB systems
Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.) ICD2008-130		 This paper presents a high-throughput and highly-reliable baseband processor LSI based on LDPC coding OFDM UWB. This LSI... [more] ICD2008-130
pp.7-12
VLD, ICD 2008-03-07
10:45		 Okinawa TiRuRu A High-Throughput Architectures for LDPC Coded OFDM Baseband Processor
Shinsuke Ushiki, Koichi Nakamura, Kazunori Shimizu, Qi Wang, Yuta Abe, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.) VLD2007-159 ICD2007-182		 It's research target more important that combined OFDM modulation with LDPC codes in digital wireless communication syst... [more] VLD2007-159 ICD2007-182
pp.19-24
ICD, IPSJ-ARC 2007-05-31
17:15		 Kanagawa   A high-throughput, low-power FFT circuits for OFDM based wireless communication systems
Shinsuke Ushiki, Kazunori Shimizu, Koichi Nakamura, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.) ICD2007-26		 OFDM attracts attention in digital wireless communication systems. In the FFT circuit which is main processing of digita... [more] ICD2007-26
pp.55-60
RECONF 2005-09-16
13:30		 Hiroshima   A FPGA Based Hardware/Software Co-learning System
Hoang Anh Tuan, Koichiro Nakamura, Shoichiro Namba, Katsuhiro Yamazaki, Shigeru Oyanagi (Ritsumeikan Univ.) 		Our Hardware/Software Co-learning system aims to teach both hardware and software, which concerns to all aspects of hard... [more] RECONF2005-48
pp.43-48
CPSY, VLD, IPSJ-SLDM 2005-01-26
13:40		 Kanagawa   Design and Development of Microprocessors on a Hardware/Software Colearning System
Koichiro Nakamura, Hoang Anh Tuan, Shigeru Oyanagi, Katsuhiro Yamazaki (Ritsumeikan University) 		The hardware/software co-learning system helps user to learn both hardware and software such as assembly programming, pr... [more] VLD2004-116 CPSY2004-82
pp.37-42
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan