IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD 2018-04-19
10:10		 Tokyo   Reliability Enhancement Technique with Horizontal Error Detection and Vertical-LDPC in 3D-TLC NAND Flash Memories
Shun Suzuki, Yoshiaki Deguchi, Toshiki Nakamura, Kyoji Mizoguchi, Ken Takeuchi (Chuo Univ.) ICD2018-1		 Conventional Asymmetric Coding (AC) has been proposed for improving NAND flash memories. In this work, Horizontal Error ... [more] ICD2018-1
pp.1-6
SDM 2018-01-30
13:30		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Lateral Charge Migration Suppression Technique of 3D-NAND Flash by Vth Nearing
Kyoji Mizoguchi, Shohei Kotaki, Yoshiaki Deguchi, Ken Takeuchi (Chuo Univ.) SDM2017-93		 In the near data computing, a SSD controller embeds more processing units and RAMs to execute a part of application whic... [more] SDM2017-93
pp.9-12
ICD, CPSY 2016-12-15
15:30		 Tokyo Tokyo Institute of Technology [Poster Presentation] A Highly Reliable Method with Data-Retenrion Characteristics in TLC NAND Flash Memories
Toshiki Nakamura, Yoshiaki Deguchi, Ken Takeuchi (Chuo Univ.) ICD2016-73 CPSY2016-79		 The capacity of NAND flash memory can be expanded by multi-level cell technology. In particular, 3-bit/cell triple-level... [more] ICD2016-73 CPSY2016-79
p.65
ICD, CPSY 2016-12-15
15:30		 Tokyo Tokyo Institute of Technology [Poster Presentation] Reduction of Data-Retention Error in TLC NAND Flash Memories
Yuichi Sato, Yoshiaki Deguchi, Atsuro Kobayashi, Ken Takeuchi (Chuo Univ.) ICD2016-76 CPSY2016-82		 The cost of NAND flash memory is reduced by scaling and multi-level cell technologies. However, the reliability of tripl... [more] ICD2016-76 CPSY2016-82
p.75
ICD, CPSY 2015-12-17
16:00		 Kyoto Kyoto Institute of Technology [Poster Presentation] Bit-Error Analysis in TLC NAND flash memories.
Yoshiaki Deguchi, Tsukasa Tokutomi, Atsuro Kobayashi, Ken Takeuchi (Chuo Univ.) ICD2015-75 CPSY2015-88		 The capacity of NAND flash memory can be expanded by increasing the bit density. In particular, 3-bit/cell triple-level ... [more] ICD2015-75 CPSY2015-88
p.49
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan