|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD, IPSJ-ARC |
2012-01-20 15:50 |
Tokyo |
|
A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Dajiang Zhou, Satoshi Goto (Waseda Univ.) ICD2011-143 |
[more] |
ICD2011-143 pp.97-101 |
IT |
2010-09-22 11:20 |
Miyagi |
Tohoku Gakuin University |
A Sorting-Based Architecture of Finding the First Two Minimum Values Qian Xie, Zhixiang Chen, Satoshi Goto (Waseda Univ.) IT2010-43 |
In this paper we propose a sorting-based architecture of finding the first two minimum values. Given a set of numbers X,... [more] |
IT2010-43 pp.57-61 |
IT |
2010-09-22 16:10 |
Miyagi |
Tohoku Gakuin University |
A Low-power and Performance-aware DVB-S2 LDPC Decoder with Layered Scheduling Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto (Waseda Univ.) IT2010-49 |
In this paper we propose an LDPC decoder for DVB-S2 with layered decoding schedule. A particular data updating mechanism... [more] |
IT2010-49 pp.93-97 |
IT |
2009-09-29 13:10 |
Tokyo |
Sophia Univ. |
An Multi-rate LDPC decoder system on FPGA Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Satoshi Goto (Waseda Univ.) IT2009-32 |
This paper presents a novel early termination (ET) scheme for layered Low-density Parity-check (LDPC) code decoding. The... [more] |
IT2009-32 pp.1-4 |
IT |
2009-09-29 13:35 |
Tokyo |
Sophia Univ. |
A High-Parallelism Reconfigurable Permutation Network for IEEE 802.11n/802.16e LDPC Decoder Zhixiang Chen, Xiongxin Zhao, Xiao Peng, Dajiang Zhou, Satoshi Goto (Waseda Univ.) IT2009-33 |
In this paper, we proposed a high-parallelism permutation network (PN) based on Benes network (BN) for LDPC decoder appl... [more] |
IT2009-33 pp.5-8 |
IT |
2009-09-29 14:00 |
Tokyo |
Sophia Univ. |
Implementation of LDPC decoder for 802.16e Xiao Peng, Xiongxin Zhao, Zhixiang Chen, Satoshi Goto (Waseda Univ.) IT2009-34 |
The implementation complexity of the decoder for Low-density Parity-check Codes (LDPC) is dictated by memory and interco... [more] |
IT2009-34 pp.9-12 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|