|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, ICD |
2008-03-07 13:50 |
Okinawa |
TiRuRu |
A Low-cost Speed and Yield Enhancement Method Using Embedded Delay Detectors on FPGAs Yohei Kume, Yuuri Sugihara, Ngo Cam Lai, Kazutoshi Kobayashi, Hidetoshi Onodera (Kyoto Univ.) VLD2007-163 ICD2007-186 |
This paper shows the principle and architecture of
a low-cost speed and yield enhancement
method using enbedded dela... [more] |
VLD2007-163 ICD2007-186 pp.41-46 |
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC (Joint) [detail] |
2007-11-20 16:00 |
Fukuoka |
Kitakyushu International Conference Center |
Track Swapping on Critical Paths Utilizing Random Variations for FPGAs to Enhance Speed and Yield Yuuri Sugihara, Youhei Kume, Kazutoshi Kobayashi, Hidetoshi Onodera (Kyoto Univ.) RECONF2007-34 |
FPGAs in future deep submicron fabrication process will suffer from drastic speed and yield loss caused by device variat... [more] |
RECONF2007-34 pp.13-18 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|