| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-15 15:30 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
Error Correction Decoder of the Surface Code designed in a 22-nm Bulk Process for Fault Torelant Quantum Computers Ren Aoyama (KIT), Junichiro Kadomoto (UTokyo), Kazutoshi Kobayashi (KIT)  VLD2023-38 ICD2023-46 DC2023-45 RECONF2023-41 |
Error correction is mandatory to realize a quantum computer that can perform practical calculations. Surface codes is... [more] |
VLD2023-38 ICD2023-46 DC2023-45 RECONF2023-41 pp.49-53 |
| CPSY, DC, IPSJ-ARC [detail] | 2022-10-12 09:00 |
Niigata | Yuzawa Toei Hotel (Primary: On-site, Secondary: Online) |
Design and Implementation of Network Protocol for Shape-Changeable Computer System Shun Nagasaki, Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2022-21 DC2022-21 |
Shape-changeable computer system, in which a large number of computer chips arranged next to each other communicate wire... [more] | CPSY2022-21 DC2022-21 pp.20-25 |
| CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] | 2020-02-27 17:20 |
Kagoshima | Yoron-cho Chuou-Kouminkan | Implementation and Evaluation of Out-of-Order STRAIGHT Soft Processor Satoshi Mitsuno, Toru Koizumi, Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (Univ. of Tokyo) CPSY2019-105 DC2019-111 |
(To be available after the conference date) [more] | CPSY2019-105 DC2019-111 pp.105-110 |
| DC, CPSY, IPSJ-ARC [detail] | 2019-06-12 14:10 |
Kagoshima | National Park Resort Ibusuki | A Study of an Open-Source Memory Compiler for a Multi-Port Memory Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) CPSY2019-16 DC2019-16 |
[more] | CPSY2019-16 DC2019-16 pp.127-130 |
| CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] | 2019-03-17 13:20 |
Kagoshima | Nishinoomote City Hall (Tanega-shima) | Analysis and Design of Horizontal Inter-Chip Wireless Bus Junichiro Kadomoto, Ryozi Asano, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) CPSY2018-104 DC2018-86 |
[more] | CPSY2018-104 DC2018-86 pp.109-114 |
| ICD, CPSY, CAS | 2018-12-21 16:40 |
Okinawa | Developing the evaluation framework of the STRAIGHT architecture Akifumi Fukuda, Toru Koizumi, Junichiro Kadomoto, Satoshi Nakae, Hidetsugu Irie, Shuichi Sakai (UTokyo) CAS2018-86 ICD2018-70 CPSY2018-52 |
STRAIGHT architecture has achieved high performance and high efficiency with Coremark and Dhrystone because of its ISA s... [more] | CAS2018-86 ICD2018-70 CPSY2018-52 pp.43-47 |
|
| VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC (Joint) [detail] |
2018-12-05 15:05 |
Hiroshima | Satellite Campus Hiroshima | Horizontal Wireless Bus for Free-Form SiP Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) VLD2018-46 DC2018-32 |
We propose a wireless bus interface which connects chips integrated side by side wirelessly. Implementing large coils an... [more] | VLD2018-46 DC2018-32 pp.43-48 |
| ICD, CPSY | 2016-12-15 10:30 |
Tokyo | Tokyo Institute of Technology | An Interectual Property for Wireless Inductive Coupling Through Chip Interface Yusuke Matsushita, Koichiro Masuyama, Akio Nomura, Junichiro Kadomoto, Tsunaaki Shidei, Tadahiro Kuroda, Hideharu Amano (Keio Univ.) ICD2016-52 CPSY2016-58 |
[more] | ICD2016-52 CPSY2016-58 pp.7-12 |
| ICD | 2015-04-17 15:45 |
Nagano | [Invited Talk]
Non-Contact Memory Interface using Transmission Line Coupler Atsutake Kosuge, Junichiro Kadomoto, Tadahiro Kuroda (Keio Univ.) ICD2015-14 |
[more] | ICD2015-14 pp.69-74 |
|
[Return to Top Page]