IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-SLDM, CPSY, RECONF, VLD [detail] 2014-01-29
10:50		 Kanagawa Hiyoshi Campus, Keio University A configurable switch mechanism for random NoCs
Seiichi Tade, Takahiro Kagami, Ryuta Kawano, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) VLD2013-123 CPSY2013-94 RECONF2013-77		 A practical method for making use of the small world phenomenon to increase Network-on-Chips (NoCs)
is proposed. Recent... [more]		 VLD2013-123 CPSY2013-94 RECONF2013-77
pp.125-130
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2013-11-29
13:20		 Kagoshima   NoC routers using the marching memory through type
Ryota Yasudo, Takahiro Kagami, Hideharu Amano (Keio Univ.), Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu (Renesas), Tadao Nakamura (Keio Univ.) CPSY2013-71		 We propose a NoC(Network-on Chip) router using the marching memory through type in order to reduce the power consumption... [more] CPSY2013-71
pp.71-76
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2013-11-29
13:45		 Kagoshima   A 3-D NoC architecture using CSMA/CD bus for inter-chip wireless communication
Takahiro Kagami, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) CPSY2013-72		 Wireless 3-D chip multiprocessors(CMPs), in which inductors with CMOS-based transceivers are used for an inter-chip wire... [more] CPSY2013-72
pp.77-82
DC, CPSY
(Joint)		 2013-08-02
10:45		 Fukuoka Kitakyushu-Kokusai-Kaigijyo An Extension of Routing Strategy for Wireless Bus-Based 3-D NoCs
Takahiro Kagami, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) CPSY2013-18		 We proposed Headfirst sliding routing for wireless bus-based 3-D network on chip(NoC), in which the static Time Division... [more] CPSY2013-18
pp.49-54
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2012-11-27
09:00		 Fukuoka Centennial Hall Kyushu University School of Medicine A Routing Strategy for 3-D NoCs Incorporating Bus and Network
Takahiro Kagami, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) CPSY2012-50		 Inductive coupled 3-D chip stacking technique allows to change types and
numbers of stacked chips after fabrication.
A... [more]		 CPSY2012-50
pp.15-20
CNR 2012-02-27
14:15		 Tokyo Kikai-Shinko-Kaikan Bldg A Recommendation Cloud System for Robot Application considering Robot Hardware Configuration
Takahiro Kagami, Masayasu Ogata, Hirotaka Osawa, Michita Imai (Keio Univ.) CNR2011-34		 In this paper, we propose a recommendation cloud system by robot hardware configuration which allows user to select a ro... [more] CNR2011-34
pp.19-23
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan