IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 97  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD 2024-04-11
14:30
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Lecture] A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store Architecture for Normally Off Computing
Kenta Suzuki, Keizo Hiraga, Bessho Kazuhiro (Sony), Kimiyoshi Usami (SIT), Taku Umebayashi (Sony)
(To be available after the conference date) [more]
VLD, HWS, ICD 2024-02-29
10:35
Okinawa
(Primary: On-site, Secondary: Online)
Distributed Task Migration Algorithm for 3D Stacked Chips and Evaluation with actual measurement
Takahiro Kanamori, Songxiang Wang, Kimiyoshi Usami (SIT) VLD2023-109 HWS2023-69 ICD2023-98
The wireless communication technique between chips in a 3D stacked chip has a problem that certain areas are difficult t... [more] VLD2023-109 HWS2023-69 ICD2023-98
pp.60-65
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
09:30
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Leakage-current Based Charge Accumulating Aging Sensor Circuit and Evaluation of NBTI Using Fabricated Chips
Mina Fukushima, Songxiang Wang, Kaito Nagai, Kimiyoshi Usami (SIT) VLD2023-43 ICD2023-51 DC2023-50 RECONF2023-46
Operation failure due to BTI (Bias Temperature Instability) is a critical concern. As the pMOS threshold V_th changes o... [more] VLD2023-43 ICD2023-51 DC2023-50 RECONF2023-46
pp.76-81
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
10:20
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Proposal of MTJ-based non-volatile flip-flops using reference resistance and Two-step Store Control
Kousei Kaizu, Kimiyoshi Usami (SIT) VLD2023-45 ICD2023-53 DC2023-52 RECONF2023-48
Non-Volatile Flip Flops (NVFF) using Magnetic Tunnel Junction (MTJ) enable non-volatile power gating and reduce leakage ... [more] VLD2023-45 ICD2023-53 DC2023-52 RECONF2023-48
pp.88-93
MRIS, ITE-MMS 2023-06-08
14:20
Miyagi Tohoku Univ. (RIEC)
(Primary: On-site, Secondary: Online)
[Invited Talk] Computing in pursuit of energy efficiency -- From the perspective of non-volatile memory circuits using MTJ --
Kimiyoshi Usami (Shibaura IT) MRIS2023-3
From AlphaGo which defeated a professional human GO player up to automatic driving of cars and the very recent ChatGPT, ... [more] MRIS2023-3
pp.13-20
HWS, VLD 2023-03-01
13:50
Okinawa
(Primary: On-site, Secondary: Online)
Circuit Optimization and Simulation Evaluation for Ultra-Low Voltage of LRPUF Using Manufacturing Variability of Leakage Current
Shunkichi Hata, Kimiyoshi Usami (SIT) VLD2022-77 HWS2022-48
Low power consumption and low-voltage operation become critical issues to be addressed when PUF (Physically Unclonable F... [more] VLD2022-77 HWS2022-48
pp.25-30
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2022-11-30
09:55
Kumamoto  
(Primary: On-site, Secondary: Online)
Proposal of analytical expression for optimal store time of MTJ-based non-volatile flip-flops
Daiki Yokoyama, Kimiyoshi Usami (SIT), Aika Kamei, Hideharu Amano (Keio Univ.) VLD2022-39 ICD2022-56 DC2022-55 RECONF2022-62
LSI has been developed by miniaturization, but the increase in leakage power caused by it has become a problem. Non-vola... [more] VLD2022-39 ICD2022-56 DC2022-55 RECONF2022-62
pp.115-120
CAS, SIP, VLD, MSS 2022-06-16
16:10
Aomori Hachinohe Institute of Technology
(Primary: On-site, Secondary: Online)
Dynamic Temperature Control Algorithm for 3-D Stacked Chips based on Thermal Analysis
Songxiang Wang, Kimiyoshi Usami (Shibaura IT) CAS2022-10 VLD2022-10 SIP2022-41 MSS2022-10
The problem of heat generation is more serious in 3D stacked chips than in non-stacked counterparts. In this study, we f... [more] CAS2022-10 VLD2022-10 SIP2022-41 MSS2022-10
pp.52-57
VLD, HWS [detail] 2022-03-07
14:30
Online Online MTJ-based non-volatile SRAM circuit with Approximate Image-data Storing for energy saving
Hisato Miyauchi, Kimiyoshi Usami (SIT) VLD2021-86 HWS2021-63
Non-volatile memory (NVM) using magnetic tunnel junction (MTJ) devices can prevent the increase in leakage current, whic... [more] VLD2021-86 HWS2021-63
pp.51-56
VLD, HWS [detail] 2022-03-08
10:20
Online Online Evaluation of leakage-based LR-PUF's resistance to machine learning attacks
Tomoaki Oikawa, Kimiyoshi Usami (SIT) VLD2021-93 HWS2021-70
One of the LSI individual identification technologies is PUF (Physically Unclonable Function), which utilizes the physic... [more] VLD2021-93 HWS2021-70
pp.93-98
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2021-12-01
10:35
Online Online Energy saving in a multi-context coarse grained reconfigurable array with non-volatile flip-flops
Aika Kamei, Takuya Kojima, Hideharu Amano (Keio Univ.), Daiki Yokoyama, Hisato Miyauchi, Kimiyoshi Usami (SIT), Keizo Hiraga, Kenta Suzuki (SSS) VLD2021-20 ICD2021-30 DC2021-26 RECONF2021-28
IoT and edge-computing have been attracting much attention and demands for power efficiency as well as high performance ... [more] VLD2021-20 ICD2021-30 DC2021-26 RECONF2021-28
pp.19-24
SIP, CAS, VLD, MSS 2021-07-06
10:00
Online Online Circuit Structure of PUF using Leakage Current and Simulation Evaluation
Tomoaki Oikawa, Kimiyoshi Usami (Shibaura Inst. of Tech.) CAS2021-9 VLD2021-9 SIP2021-19 MSS2021-9
One of the LSI individual identification technologies is PUF (Physically Unclonable Function), which utilizes the physic... [more] CAS2021-9 VLD2021-9 SIP2021-19 MSS2021-9
pp.42-47
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2020-11-18
14:00
Online Online Physically Unclonable Functions(PUF) curcuit using Non-Volatile Flip-Flop and security evaluation against modeling attacks
Hiroki Ishihara, Kimiyoshi Usami (Shibaura IT) VLD2020-37 ICD2020-57 DC2020-57 RECONF2020-56
In recent years, imitative LSIs have become a serious problem and security technology PUF to use manufacturing variabili... [more] VLD2020-37 ICD2020-57 DC2020-57 RECONF2020-56
pp.139-144
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2020-11-18
14:25
Online Online Energy Efficient Approximate Storing of Image Data for Non-volatile Memory
Yoshinori Ono, Kimiyoshi Usami (SIT) VLD2020-38 ICD2020-58 DC2020-58 RECONF2020-57
A non-volatile memory (NVM) employing MTJ has a lot of strong points. However, it consumes a lot of energy when writing ... [more] VLD2020-38 ICD2020-58 DC2020-58 RECONF2020-57
pp.145-150
MSS, CAS, SIP, VLD 2020-06-18
14:00
Online Online Optimal Design for Level-Shifter-Less Approach using Channel Length Modulation & Body Biasing
Tatsuya Watanabe, Usami Kimiyoshi (SIT) CAS2020-8 VLD2020-8 SIP2020-24 MSS2020-8
A multi-VDD design realizes LSIs to be low power by allowing to use multiple different power supply voltages. In this de... [more] CAS2020-8 VLD2020-8 SIP2020-24 MSS2020-8
pp.41-46
MSS, CAS, SIP, VLD 2020-06-18
14:25
Online Online Thermal transient analysis of the heat generation and design of temperature control circuit in three-dimensional stacked chip
Tomoaki Oikawa, Kimiyoshi Usami (Shibaura Inst. of Tech.) CAS2020-9 VLD2020-9 SIP2020-25 MSS2020-9
As a technology for improving the degree of integration of LSI, there is a three-dimensional stacking technology of LSI ... [more] CAS2020-9 VLD2020-9 SIP2020-25 MSS2020-9
pp.47-52
HWS, VLD [detail] 2020-03-04
13:00
Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)
MTJ-based Nonvolatile Flip-Flop Circuit Using Dual Power Supplies for Low-voltage Operation
Sosuke Akiba, Kimiyoshi Usami (SIT) VLD2019-99 HWS2019-72
One of the leakage reduction techniques is nonvolatile power gating(NVPG) by using magnetic tunnel junction(MTJ). In the... [more] VLD2019-99 HWS2019-72
pp.31-36
HWS, VLD [detail] 2020-03-05
16:25
Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)
Image edge detection using Latest Results based Approximate Computing
Hajime Ochi, Kimiyoshi Usami (SIT) VLD2019-121 HWS2019-94
Approximate Computing (AC) is an energy reduction technique with approximate calculation. In the field of image processi... [more] VLD2019-121 HWS2019-94
pp.157-162
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-24
13:55
Kanagawa Raiosha, Hiyoshi Campus, Keio University Edge detection algorithms using stochastic architectures for various images
Naoto Shinozaki, Kimiyoshi Usami (SIT) VLD2019-87 CPSY2019-85 RECONF2019-77
Stochastic computing (SC) is an approximate calculation method with the existence probability of 1 in a bit string as a ... [more] VLD2019-87 CPSY2019-85 RECONF2019-77
pp.199-204
VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2019-11-13
15:00
Ehime Ehime Prefecture Gender Equality Center On-Chip Leakage Monitor based Temperature Sensor Circuit for Ultra Low Voltage
Daisuke Sato, Kimiyoshi Usami (SIT) VLD2019-33 DC2019-57
The increase in leakage current due to miniaturization is a big problem in devices that require low power consumption. L... [more] VLD2019-33 DC2019-57
pp.45-50
 Results 1 - 20 of 97  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan