IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SCE 2023-10-31
09:35		 Miyagi RIEC, Tohoku Univ.
(Primary: On-site, Secondary: Online)		 Design and demonstration of multipliers using adiabatic quantum-flux-parametron
Yu Hoshika, Shohei Takagi, Tomoyuki Tanaka (YNU), Christopher L. Ayala, Nobuyuki Yoshikawa (YNU-IAS) SCE2023-16		 Adiabatic quantum-flux-parametron (AQFP) logic is an emerging superconducting circuit technology, which is superior in t... [more] SCE2023-16
pp.21-25
SCE 2023-08-08
14:25		 Kanagawa Yokohama National Univ.
(Primary: On-site, Secondary: Online)		 In-Depth Timing Characterization of the Adiabatic Quantum-Flux-Parametron Logic Gate
Yu Hoshika (YNU), Christopher L. Ayala (IAS- YNU), Nobuyuki Yoshikawa (IAS - YNU) SCE2023-9		 Adiabatic quantum-flux-parametron (AQFP) logic is a superconductor logic family and can operate at 5 GHz to 10 GHz with ... [more] SCE2023-9
pp.45-48
SCE 2022-08-09
09:35		 Online Online Design of Energy-Efficient Adiabatic Quantum-Flux-Parametron Multiplier Families
Shohei Takagi, Tomoyuki Tanaka (YNU), Christopher Ayala, Nobuyuki Yoshikawa (IAS,YNU) SCE2022-1		 Adiabatic Quantum Flux Parametron (AQFP) circuits are characterized by a power dissipation of 5 to 6 orders less than CM... [more] SCE2022-1
pp.1-5
SCE 2020-09-02
13:35		 Online Online Experimental Evaluation of Relationship between Gate-to-Gate Interconnection and Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits
Daiki Ito (Yokohama Natl. Univ.), Naoki Takeuchi (IAS), Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Natl. Univ.) SCE2020-2		 Superconducting circuits are expected to significantly reduce the power consumption when applied to the next-generation ... [more] SCE2020-2
pp.5-10
SCE 2020-01-17
13:15		 Kanagawa   [Poster Presentation] Simulation and Experimental Evaluation of Bit Error Rates of Adiabatic Quantum Flux Parametron Circuits Including Thermal Noises
Daiki Ito (YNU), Naoki Takeuchi (IAS), Yuki Yamanashi, Nobuyuki Yoshikawa (YNU) SCE2019-57		  [more] SCE2019-57
pp.111-115
SCE 2020-01-17
13:15		 Kanagawa   [Poster Presentation] Methodology for Automating Data Feedback Circuit Synthesis for a 4- bit Counter in Adiabatic Quantum-Flux-Parametron Logic
Ro Saito (YNU), Christopher L. Ayala, Olivia Chen (YNU IAS), Tomoyuki Tanaka, Tomohiro Tamura, Nobuyuki Yoshikawa (YNU) SCE2019-58		 Adiabatic quantum-flux-parametron (AQFP) logic is one kind of superconducting logic family spotlighted as a technologica... [more] SCE2019-58
pp.117-119
SCE 2017-01-19
11:45		 Tokyo Kikai-Shinko-Kaikan Bldg. Demonstration of Long Distance Interconnection Between Adiabatic Quantum-Flux-Parametron Gates Using Superconductive Microstrip Lines
Fumihiro China (YNU), Naoki Takeuchi (YNU IAS), Thomas Ortlepp (CiS), Yuki Yamanashi, Nobuyuki Yoshikawa (YNU) SCE2016-42		  [more] SCE2016-42
pp.19-24
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan