New SoC Testing technologies for beyond 65nm process rule
-- New Failure Analysis and Testing methodologies for low-k/Cu Interconnect technique -- Makoto Yamazaki, Yasuo Furukawa (ADVANTEST)
To solve the problems such as the yield improvements and securing the test quality in the SoC devices made efficient, th... [more]