IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Masao Nakaya
Vice Chair Akira Matsuzawa
Secretary Shinji Miyano, Koji Kai
Assistant Yoshiharu Aimoto, Makoto Nagata

Conference Date Thu, Jul 14, 2005 09:30 - 17:25
Fri, Jul 15, 2005 09:30 - 17:00
Topics LSIs for analog, digital-analog mixed signal processing, sensors, and communication, etc. 
Conference Place Toyohashi University of Technology A2 Building Room:A2-201 
Address 1-1, Hibarigaoka, Tempaku-cho, Toyohashi 441-8580, Japan
Transportation Guide http://www.tut.ac.jp/intr/in01/in0114/index.html
Contact
Person
Toyohashi University of Technology Dr. Hidekuni Takao
0532-47-0111(代表)

Thu, Jul 14  
09:30 - 12:00
(1) 09:30-09:55 On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits Koichiro Noguchi, Makoto Nagata (Kobe Univ.)
(2) 09:55-10:20 Evaluation of Digital Crosstalk Noise to CMOS-PLL through Si Substrate Akihiro Toya, Ayako Kouno, Atsushi Iwata (Hiroshima Univ.), Makoto Nagata (Kobe Univ.), Yoshitaka Murasaka (A-R-Tec)
(3) 10:20-10:45 A Wireless Chip Interconnect Using Resonant Coupling Between Spiral Inductors Daisuke Arizono, Atsushi Iwata, Mamoru Sasaki (Hiroshima Univ.)
(4) 10:45-11:10 Current mode pulse width demodulation circuit for line parallel data transfer Masaki Odahara, Seiji Kameda, Atsushi Iwata (Hiroshima Univ.)
(5) 11:10-11:35 Preproduction of LED driver for Visible Light Communications and Evaluation of response performance of visible LED Shimpei Miyahara, Satoshi Aono, Yoshinori Matsumoto (keio Univ.)
(6) 11:35-12:00 オンセンサ2次元動物体追跡の処理方式 吉田 崇, Toshiyuki Sugita, Takayuki Hamamoto (東京理科大)
  12:00-13:00 Lunch Break ( 60 min. )
Thu, Jul 14 PM 
13:00 - 17:25
(7) 13:00-13:50 [Invited Talk]
*
越智 成之 (SONY)
(8) 13:50-14:15 * Masaaki Sasaki (SNCT), Mitsuhito Mase, Shoji Kawahito (Shizuoka Univ.), Yoshiaki Tadokoro (Toyohashi Univ. of Tech.)
(9) 14:15-14:40 * (TI Japan), Shigetoshi Sugawa (Tohoku Univ.), (TI Japan), Nana Akahane (Tohoku Univ.), , (TI Japan)
(10) 14:40-15:05 低消費電力アプリケーションに向けた低電圧パルス幅変調方式CMOSイメージセンサ Keiichiro Kagawa (NAIST), Makoto Shouho (Sharp), Masahiro Nunoshita, Jun Ohta (NAIST)
  15:05-15:20 Break ( 15 min. )
(11) 15:20-15:45 An evalution of 272 gate count ODRGA_VLSI Takenori Shiki, Minoru Watanabe, Fuminori Kobayashi (K I T)
(12) 15:45-16:10 Reconfiguration Speed Improvement of an ODRGA using VCSELs Mototsugu Miyano, Minoru Watanabe, Fuminori Kobayashi (KIT)
(13) 16:10-16:35 Interface Electronics for MEMS Vibratory Sensors Kazusuke Maenaka, Nobuhiro Sawai, Takayuki Fujita, Yoichiro Takayama (Univ. of Hyogo)
(14) 16:35-17:00 A Study of Detection Circuit for Three-Axis Capacitive Acceleration Sensor Kouiti Kutuwada, Yoshinori Matsumoto (Keio Univ.)
(15) 17:00-17:25 Multichannel Si Microprobe Array for Neural Recording on Integrated Circuit Naoki Funagayama, Takeshi Kawano, Hidekuni Takao, Kazuaki Sawada, Makoto Ishida (Toyohashi Univ. of Tech.)
  -  
Fri, Jul 15 AM 
09:30 - 12:00
(16) 09:30-09:55 A 1V Supply Low Noise CMOS Amplifier Using Noise Reduction Techniques of Autozeroing and Chopper Stabilization Yoshihiro Masui, Takayuki Mashimo, Takeshi Yoshida, Mamoru Sasaki, Atsushi Iwata (Hiroshima Univ)
(17) 09:55-10:20 JFET-CMOS Low Noise Operational Amplifier for Sensor Interface Applications Yusuke Edo, Hidekuni Takao, Kazuaki Sawada, Makoto Ishida (Toyohashi Univ. of Tech.)
(18) 10:20-10:45 Low voltage, low noise ring-VCO for 1chip wireless sensor LSI Naoya Ishida, Atsushi Iwata, Mamoru Sasaki, Takeshi Yoshida (Hiroshima Univ)
(19) 10:45-11:10 An Image Filtering Processor for Face/Object Recognition Using Merged/Mixed Analog-Digital Architecture Keisuke Korekado, Takashi Morie (Kyushu Insti. of Tech.), Osamu Nomura (Canon), Teppei Nakano (Kyushu Insti. of Tech.), Masakazu Matsugu (Canon), Atsushi Iwata (Hiroshima Univ.)
(20) 11:10-12:00 [Invited Talk]
*
Tadahiro Kuroda (慶大)
  12:00-13:00 Lunch Break ( 60 min. )
Fri, Jul 15 PM 
13:00 - 17:00
(21) 13:00-13:25 A study in the effect of CMOS scaling on the analog circuit performance
-- An effect of design rule on CMOS OPamps and pipeline ADCs --
Masaya Miyahara, Takashi Kurashina, Akira Matsuzawa (Titech)
(22) 13:25-13:50 A 14bit Digitally Self-Calibrated Pipelined ADC with Adaptive Bias Optimization for Arbitrary Speeds up to 40MS/s Hirofumi Matsui, Masaya Ueda, Mutsuo Daito, Kunihiko Iizuka (Sharp)
(23) 13:50-14:15 * Toshinori Otaka, Yan Lee, Timothy Bales, Paul Smith, Jonathan MacDowell, Scott Smith, Isao Takayanagi (Micron Japan)
(24) 14:15-15:05 [Invited Talk]
Silicon Smart Microsensors based on MEMS-CMOS Integration Technologies
Hidekuni Takao, Kazuaki Sawada, Makoto Ishida (Toyohashi Univ. of Tech.)
  15:05-15:20 Break ( 15 min. )
(25) 15:20-15:45 * Satoshi Aoyama, Shoji Kawahito (Shizuoka Univ.), , Masahiro Yamaguchi (Tohoku Univ.)
(26) 15:45-16:10 非冷却赤外線センサにおける基板温度・自己加熱補正機構 本多 浩大, 藤原 郁夫, 飯田 義典, 重中 圭太郎 (東芝)
(27) 16:10-16:35 * Masayuki Ikebe (Hokkaido Univ.), , , , , (DNP)
(28) 16:35-17:00 Evaluation and Fabrication of Filter-less Fluorescence Detection Sensor Yuki Maruyama, Kazuaki Sawada, Hidekuni Takao, Makoto Ishida (Toyohashi Univ. of Tech.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.
Invited TalkEach speech will have 40 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address  


Last modified: 2005-06-22 21:32:15


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan