IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Nonlinear Problems (NLP) [schedule] [select]
Chair Yoshihiko Horio (Tokyo Denki Univ.)
Vice Chair Tetsushi Ueta (Tokushima Univ.)
Secretary Masaharu Adachi (Tokyo Denki Univ.), Takuji Kosaka (Oita Univ.)
Assistant Takafumi Matsuura (Tokyo Univ. of Science), Tadashi Tsubone (Nagaoka Univ. of Tech.)

Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair Masaru Kokubo (Hitachi)
Vice Chair Keisuke Nakano (Niigata Univ.)
Secretary Yoshinobu Maeda (Niigata Univ.), Satoshi Tanaka (Renesas)
Assistant Daisuke Takafuji (Hiroshima Univ.), Takashi Kawamoto (Hitachi), Kazuyuki Miyakita (Niigata Univ.)

Conference Date Thu, Oct 20, 2011 10:00 - 18:00
Fri, Oct 21, 2011 09:00 - 18:10
Topics Circuit and System, etc. 
Conference Place Hamamatsu Campus, Shizuoka University 
Address 3-5-1, Jyohoku, Naka-ku, Hamamatsu-shi, Shizuoka Japan.
Transportation Guide http://www.shizuoka.ac.jp/access/index.html
Contact
Person
Prof. Hideki Asai
+81-53-478-1237
Announcement Please join us for an evening reception.
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Thu, Oct 20 AM  NLP1
10:00 - 12:05
(1) 10:00-10:25 Evaluating the Risk of Nonlinear Prediction with the Bagging Algorithm CAS2011-33 NLP2011-60 Kazuya Nakata, Tomoya Suzuki (Ibaraki Univ.)
(2) 10:25-10:50 Stock Portfolio Management with Nonlinear Timeseries Prediction CAS2011-34 NLP2011-61 Satoshi Inose, Tomoya Suzuki (Ibaraki Univ.)
(3) 10:50-11:15 Multi-Objective Optimization Using Chaotic Neural Network CAS2011-35 NLP2011-62 Masayuki Okazawa, Tomoya Suzuki (Ibaraki Univ.)
(4) 11:15-11:40 * CAS2011-36 NLP2011-63 Akira Nomura, Hiroki Uchino, Hiroshi Umeo (OECU)
(5) 11:40-12:05 Analysis of Cascade Process in One-dimensional Cellular Automata CAS2011-37 NLP2011-64 Shigeru Ninagawa (KIT)
Thu, Oct 20 PM  CAS1
13:05 - 15:10
(6) 13:05-13:30 Fast Electromagnetic Field Simulation by GPGPU-based Massively Parallel ADE-FDTD Method CAS2011-38 NLP2011-65 Yuta Inoue, Masaki Unno, Shuichi Aono, Hideki Asai (Shizuoka Univ.)
(7) 13:30-13:55 Fast Circuit Simulation Based on Improved Latency Insertion Method with Predictor-Corrector Method CAS2011-39 NLP2011-66 Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
(8) 13:55-14:20 Password Enhancement in Keystroke Dynamics with a Hamming Distance-like Filtering CAS2011-40 NLP2011-67 Yoshihiro Kaneko (Gifu Univ.)
(9) 14:20-14:45 Fast Simulation of Multiconductor System with Nonlinear Devices by Using Block-Latency Insertion Method and Reduced Order Model CAS2011-41 NLP2011-68 Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.)
(10) 14:45-15:10 A Time Domain Analysis for Nonuniform Transmission Line Discrete Using Hilbert Transform CAS2011-42 NLP2011-69 Isao Kumazaki, Toshikazu Sekine, Yasuhiro Takahashi (Gifu Univ.)
Thu, Oct 20 PM  CAS Invited 1
15:20 - 16:10
(11) 15:20-16:10 [Invited Talk]
Accelerating C-Based Complex Event Processing on FPGAs CAS2011-43 NLP2011-70
Hiroaki Inoue, Takashi Takenaka (NEC)
Thu, Oct 20 PM  NLP2
16:20 - 18:00
(12) 16:20-16:45 Nonlinear dynamics and stability of an electric power system with multiple homes CAS2011-44 NLP2011-71 Yoshihiko Susuki, Ryoya Kazaoka, Takashi Hikihara (Kyoto Univ.)
(13) 16:45-17:10 Synchronization phenomena in square-wave oscillators with optical couplings CAS2011-45 NLP2011-72 Munehisa Sekikawa (The Univ. of Tokyo), Keiko Kimoto (JST), Takashi Kohno (The Univ. of Tokyo), Hiroshi Kawakami, Kazuyuki Aihara (The Univ. of Tokyo)
(14) 17:10-17:35 Mechanism of oscillation death and chaos in a weakly driven 4-segment piecewise-linear BVP oscillator CAS2011-46 NLP2011-73 Hiroki Kita, Naohiko Inaba (Meiji Univ.), Munehisa Sekikawa (Univ. Tokyo), Yoshimasa Shinotsuka, Tetsuro Endo (Meiji Univ.)
(15) 17:35-18:00 A spiking neuron model with a rectangular threshold CAS2011-47 NLP2011-74 Kenta Ohtsuka, Yusuke Matsuoka (YMCT)
Fri, Oct 21 AM  CAS2
09:00 - 10:40
(16) 09:00-09:25 Improvement of efficiency of simulation in mobile multi-hop wireless communications CAS2011-48 NLP2011-75 Bungo Shimagaki, Keisuke Nakano, Kazuyuki Miyakita, Masakazu Sengoku (Niigata Univ.), Shoji Shinoda (Chuo Univ.)
(17) 09:25-09:50 Verification of Interference Avoidance Effect with Adaptive Channel Diversity CAS2011-49 NLP2011-76 Yasutaka Serizawa, Kenichi Mizugaki, Takayoshi Fujioka, Ryosuke Fujiwara, Takashi Yano, Masayuki Miyazaki, Masaru Kokubo (Hitachi)
(18) 09:50-10:15 Low-Power Fully-Integrated K-band Transceiver using Transformer Direct-Stacking/Connecting and Balun Signal-Combining Techniques CAS2011-50 NLP2011-77 Nobuhiro Shiramizu, Akihiro Nakamura, Takahiro Nakamura, Toru Masuda (Hitachi)
(19) 10:15-10:40 Simulation Investigation of a 60-GHz Differential Amplifier Design CAS2011-51 NLP2011-78 Willy Hioe (Hitachi)
Fri, Oct 21 AM  CAS Invited 2
10:50 - 11:40
(20) 10:50-11:40 [Invited Talk]
A 55-to-67GHz Power Amplifier with 13.6% PAE in 65nm standard CMOS CAS2011-52 NLP2011-79
Tong Wang, Toshiya Mitomo, Naoko Ono, Osamu Watanabe (Toshiba)
Fri, Oct 21 PM  CAS3
12:40 - 13:55
(21) 12:40-13:05 Design and manufacture of an electronic circuit model of the CPG with afferent stimulation CAS2011-53 NLP2011-80 Masahito Kubota, Tatsushi Domon, Yoshinobu Maeda, Atsuhiko Iijima (Niigata Univ.), Tomoyasu Ichimura (ONCT), Toyohiko Hayashi (Niigata Univ.)
(22) 13:05-13:30 Hardware bursting neuron model analyzed by a viewpoint of singularly perturbed dynamical system CAS2011-54 NLP2011-81 Yoshinobu Maeda (Niigata Univ.)
(23) 13:30-13:55 Compensation of Voltage Unbalance in Series-Connected Voltage Balancing Circuit with Voltage Balance Monitor CAS2011-55 NLP2011-82 Toshiki Kishi, Yohtaro Umeda (TUS)
Fri, Oct 21 PM  CAS Invited 3
14:05 - 14:55
(24) 14:05-14:55 [Invited Talk]
Receiver Front-End Design for CMOS High-Speed I/O CAS2011-56 NLP2011-83
Masaya Kibune, Hirotaka Tamura, Takuji Yamamoto (FLL)
Fri, Oct 21 PM  NLP3
15:05 - 18:10
(25) 15:05-15:30 White Noise Generation via Chaos from Phase-Locked Loops
-- Simulation Study by LTspice --
CAS2011-57 NLP2011-84
Yuhei Chiba, Kyosuke Kato, Isao Imai, Tetsuro Endo (Meiji Univ.)
(26) 15:30-15:55 The 1/f Noise Generation in Charge-Pump Phase-Locked Loops
-- Simulation Study by LT-SPICE --
CAS2011-58 NLP2011-85
Kyosuke Kato, Yuhei Chiba, Isao Imai, Tetsuro Endo (Meiji Univ.)
(27) 15:55-16:20 Stability Analysis in a Converter Circuit with Switching Delay CAS2011-59 NLP2011-86 Hiroyuki Asahara (Oita Univ.), Soumitro Banerjee (IISER), Takuji Kousaka (Oita Univ.)
(28) 16:20-16:45 Bifurcation of Photovoltaic Switching Converters Having Discontinuous Conduction Mode CAS2011-60 NLP2011-87 Jungo Onda, Toshimichi Saito (HU)
  16:45-16:55 Break ( 10 min. )
(29) 16:55-17:20 Exploring Maximum Power Point by Particle Swarm Optimization CAS2011-61 NLP2011-88 Masaya Muraoka, Toshimichi Saito (HU)
(30) 17:20-17:45 Logical Synthesis based on ART-Maps CAS2011-62 NLP2011-89 Yusuke Okamoto, Yuta Nakayama, Yoko Enosawa, Toshimichi Saito (HU)
(31) 17:45-18:10 Experimental Study on Excitation Parameters of Parametric Pendulum for Periodic States. CAS2011-63 NLP2011-90 Takurou Oku (Kyoto Univ.), Yuuichi Yokoi (Nagasaki Univ.), Takashi Hikihara (Kyoto Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.
Invited TalkEach speech will have 35 minutes for presentation and 15 minutes for discussion.

Contact Address and Latest Schedule Information
NLP Technical Committee on Nonlinear Problems (NLP)   [Latest Schedule]
Contact Address Masaharu Adachi (School of Engineering, Tokyo Denki University)
E-: aeeedeni
Phone: 03-5280-3833, FAX: 03-5280-3565 
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address Takashi Kawamoto (Hitachi, Ltd)
TEL +81-42-323-1111(ext.4427)
E-: hv 


Last modified: 2011-10-03 17:36:44


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 

[On-Site Price List of Paper Version of Proceedings (Technical Report)] (in Japanese)
 
[Presentation and Participation FAQ] (in Japanese)
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Return to CAS Schedule Page]   /   [Return to NLP Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan