IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Shuichi Sakai (Univ. of Tokyo)
Vice Chair Hideharu Amano (Keio Univ.), Yoshio Miki (Hitachi)
Secretary Morihiro Kuga (Kumamoto Univ.), Hiroshi Ueno (NEC)
Assistant Hidetsugu Irie (Univ. of Electro-Comm.)

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Tomohiro Yoneda (NII)
Vice Chair Seiji Kajihara (Kyushu Inst. of Tech.)
Secretary Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

Conference Date Tue, Apr 12, 2011 13:00 - 17:00
Topics  
Conference Place  
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Tue, Apr 12 PM 
13:00 - 14:15
(1) 13:00-13:25 An Approach and Evaluation of Fault Tolerant Sequential Circuits for Simultaneous Occurrence of Multiple Transient Faults CPSY2011-1 DC2011-1 Satoshi Fukumoto, Kenta Imai, Hideo Kohinata, Masayuki Arai (Tokyo Metropolitan Univ.)
(2) 13:25-13:50 A Note on Data Compression of Double-Precision Floating-Point Numbers for Massively Parallel Numerical Simulations CPSY2011-2 DC2011-2 Mamoru Ohara, Takashi Yamaguchi (TIRI)
(3) 13:50-14:15 A Case Study on Dependable Network-on-Chip Platform for Automotive Applications CPSY2011-3 DC2011-3 Chammika Mannakkara, Daihan Wang, Vijay Holimath, Tomohiro Yoneda (NII)
  14:15-14:30 Break ( 15 min. )
Tue, Apr 12 PM 
14:30 - 15:30
(4) 14:30-15:30 [Invited Talk]
Tamper LSI Design Methodology Resistant to Malicious Attack CPSY2011-4 DC2011-4
Takeshi Fujino, Mitsuru Shiozaki (Ritsumeikan Univ.), Masaya Yoshikawa (Meijyo Univ.)
  15:30-15:45 Break ( 15 min. )
Tue, Apr 12 PM 
15:45 - 17:00
(5) 15:45-16:10 Transient-Fault-Tolerant Out-of-Order Superscalar Processor CPSY2011-5 DC2011-5 Satoshi Arima, Takashi Okada, Ryota Shioya, Masahiro Goshima, Shuichi Sakai (The Univ. of Tokyo)
(6) 16:10-16:35 Note on Defect Level Evaluation of Cascaded TMR for Pipeline Processors CPSY2011-6 DC2011-6 Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metro. Univ.)
(7) 16:35-17:00 Highly Flexible Task Tracer IP for the Real-Time OS on FPGA/SoC Environments CPSY2011-7 DC2011-7 Yuji Takeda, Mamoru Ohara, Tadashi Okabe, Ken Sato (Tokyo Metro. Indust. Tech. Res. Inst.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Yoshio Miki (Hitachi)
TEL +81-44-549-1623, FAX +81-44-549-1718
E--mail: ocz 
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masato Kitakami (Chiba Univ.)
TEL/FAX +43.290.3039
E--mail:fultyba-u 


Last modified: 2011-02-18 12:40:32


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan