IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Masao Nakaya
Vice Chair Akira Matsuzawa
Secretary Shinji Miyano, Koji Kai
Assistant Yoshiharu Aimoto, Makoto Nagata

Conference Date Thu, Apr 13, 2006 09:20 - 18:40
Fri, Apr 14, 2006 08:40 - 15:35
Topics  
Conference Place Venture Business Laboratory, Oita University 
Address ZIP : 870-1192 700 Dannoharu,Oita-shi Japan
Transportation Guide 15min. walk from JR Oita Daigaku-Mae Station
http://www.oita-u.ac.jp/english/e-gaiyo/map/access.html
Contact
Person
Prof. Yoji Mashiko
097-569-3311

Thu, Apr 13 AM 
09:20 - 10:35
(1) 09:20-09:45 The Origin of Variable Retention Time in DRAM
-- Fluctuation of Junction Leakage --
Yuki Mori (Hitachi CRL), Kiyonori Ohyu, Kensuke Okonogi (Elpida), Renichi Yamada (Hitachi CRL)
(2) 09:45-10:10 A 65nm Low-Power Embedded DRAM with Extended Data-Retention Sleep Mode Tomohisa Takai, Takeshi Nagai, Masaharu Wada, Hitoshi Iwai, Mariko Kaku, Atsushi Suzuki, Naoko Itoga, Takayuki Miyazaki (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano (Toshiba)
(3) 10:10-10:35 An 8.4ns Column-Access 1.6Gb/s/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme Shuichi Kubouchi (Hitachi ULSI), Hiroki Fujisawa, Koji Kuroki, Naohisa Nishioka, Yoshiro Riho, Hiromasa Noda (Elpida Memory), Isamu Fujii, Hideyuki Yoko, Ryuuji Takishita, Takahiro Ito, Hitoshi Tanaka (Hitachi ULSI), Masayuki Nakamura (Elpida Memory)
Thu, Apr 13 AM 
10:45 - 12:00
(4) 10:45-11:35 [Special Invited Talk]
Sub-1V DRAM Design
Takayuki Kawahara (Hitachi Central Research Lab.)
(5) 11:35-12:00 Technology development of 128Mb-FBC(Floating Body Cell) Memory by 90nm node CMOS process Hiroomi Nakajima, Yoshihiro Minami, Tomoaki Shino (SoC Center, Toshiba), Atsushi Sakamoto (TJ), Tomoki Higashi (TOSMEC), Naoki Kusunoki, Katsuyuki Fujita, Kosuke Hatsuda, Takashi Ohsawa, Nobutoshi Aoki, Hiroyoshi Tanimoto, Mutsuo Morikado, Kazumi Inoh, Takeshi Hamamoto, Akihiro Nitayama (SoC Center, Toshiba)
Thu, Apr 13 PM 
13:00 - 14:40
(6) 13:00-13:50 [Special Invited Talk]
Techniques and Scaling Scenario for Chain FeRAM
Daisaburo Takashima (Toshiba)
(7) 13:50-14:40 [Special Invited Talk]
A Metal-Oxide Resistance Changing type NVM Technology
Masao Taguchi (Spansion)
Thu, Apr 13 PM 
14:50 - 16:30
(8) 14:50-15:40 [Special Invited Talk]
New Memory Device on SoC Platform
Kazutami Arimoto (Renesas)
(9) 15:40-16:30 [Special Invited Talk]
Requirement for the Memory Architecture from the SoC Design Point of View
Masafumi Takahashi (Toshiba)
Thu, Apr 13 PM 
16:40 - 18:40
(10) 16:40-18:40 [Panel Discussion]
What is your urgent task in R/D of new embedded memories?
Hideto Hidaka (Renesas), Masao Taguchi (SPANSION), Takayuki Kawahara (Hitachi), Daisaburo Takashima (Toshiba), Shuichi Ueno (Renesas), Masashi Takata (Kanazawa Univ.), Masafumi Takahashi (Toshiba)
Fri, Apr 14 AM 
08:40 - 10:20
(11) 08:40-09:05 Nonvolatile SRAM based on Phase Change Masashi Takata, Kazuya Nakayama, Takatomi Izumi, Toru Shinmura, Junichi Akita, Akio Kitagawa (Kanazawa Univ.)
(12) 09:05-09:30 Pipelined Self Reference Read Scheme for MRAM Leona Okamura (Waseda Univ.), Yuji Kihara (Renesas Technology Inc.), Kim Tae Yun, Fuminori Kimura, Yusuke Matsui (Waseda Univ.), Tsukasa Oishi (Renesas Technology Inc.), Tsutomu Yoshihara (Waseda Univ.)
(13) 09:30-09:55 a 4Mb MRAM and its experimental application Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura, Kiyokazu Nagahara, Sadahiko Miura, Ken-ichi Shimura, Kiyotaka Tsuji, Yoshiyuki Fukumoto, Hiroaki Honjo, Tetsuhiro Suzuki, Yuko Kato, Shinsaku Saito, Naoki Kasai, Hideaki Numata, Norikazu Ohshima (NEC)
(14) 09:55-10:20 High Performance 16Mb MRAM for Portable Applications Yuui Shimizu, Yoshihisa Iwata, Kenji Tsuchida, Tsuneo Inaba, Ryosuke Takizawa, Yoshihiro Ueda, Kiyotaro Itagaki, Yoshiaki Asao, Takeshi Kajiyama, Keiji Hosotani, Sumio Ikegawa, Tadashi Kai, Masahiko Nakayama, Hiroaki Yoda (Toshiba Co.)
Fri, Apr 14 AM 
10:25 - 12:05
(15) 10:25-11:15 [Special Invited Talk]
Spin-Transfer Torque Writing Technology (STT-RAM) For Future MRAM
Hide Nagai, Yiming Huai (Grandis), Shuichi Ueno, Tsuyoshi Koga (Renesas Technology)
(16) 11:15-11:40 DRAM技術を用いた16M SRAM Yuji Kihara, Yasushi Nakashima, Takashi Izutsu, Masayuki Nakamoto (Renesas), Tsutomu Yoshihara (Waseda Univ.)
(17) 11:40-12:05 Redefinition of Write Margin for Next-Generation SRAMs and Write-Margin Monitoring Circuits Koichi Takeda, Hidetoshi Ikeda, Yasuhiko Hagihara, Masahiro Nomura (NEC), Hiroyuki Kobatake (NECEL)
Fri, Apr 14 PM 
13:00 - 14:15
(18) 13:00-13:50 [Special Invited Talk]
Low-Power Low-Voltage SRAM Design for Battery Operation
Masanao Yamaoka (Hitachi, Ltd.)
(19) 13:50-14:15 Worst-Case Ananlysis to Obtain Stable Read/Write DC Margin of High Density 6T-SRAM-Array with Local Vth Variability Yasumasa Tsukamoto, Koji Nii (Renesas Technology), Susumu Imaoka (Renesas Design), Yuji Oda (Shikino High-Tech.), Shigeki Ohbayashi, Makoto Yabuuchi, Hiroshi Makino, Koichiro Ishibashi, Hirofumi Shinohara (Renesas Technology)
Fri, Apr 14 PM 
14:20 - 15:35
(20) 14:20-14:45 Floating Gate Type Planar MOSFET Memory with 35 nm Gate Length using Double Junction Tunneling Ryuji Ohba, Yuichiro Mitani, Naoharu Sugiyama, Shinobu Fujita (Toshiba)
(21) 14:45-15:10 An Internal Voltage Generation System of Flash Memory Module Jiro Ishikawa, Toshihiro Tanaka, Akira Kato, Takashi Yamaki, Yukiko Umemoto, Takeshi Shimozato, Isao Nakamura, Yutaka Shinagawa (Renesas Technology Corp.)
(22) 15:10-15:35 A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput Makoto Iwai, Ken Takeuchi, Yasushi Kameda, Susumu Fujimura, Hiroyuki Otake, Koji Hosono, Hitoshi Shiga, Yoshihisa Watanabe, Takuya Futatsuyama, Yoshihiko Shindo, Masatsugu Kojima, Masanobu Shirakawa, Masayuki Ichige, Kazuo Hatakeyama, Shinichi Tanaka (Toshiba)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.
Special Invited TalkEach speech will have 40 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Shinji Miyano (Toshiba)
TEL +81-44-548-2696, FAX +81-44-548-8324
E-: nba 


Last modified: 2006-05-18 11:42:28


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 

[On-Site Price List of Paper Version of Proceedings (Technical Report)] (in Japanese)
 
[Presentation and Participation FAQ] (in Japanese)
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   Prev ICD Conf / Next ICD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan