IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)  (2019 - )

Chair: Yutaka Tamiya (Fujitsu Lab.)
Secretary: Akira Tsuchiya (Univ. Shiga Prefecture), Hiroe Iwasaki (NTT), Toru Sasaki (Mitsubishi Electric)

[Go to Official IPSJ-SLDM Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 4件中 1~4件目  /   
Date Place Topics Joint Deadline Select Menu
Mon, May 13, 2019
- Tue, May 14
Institute of Industrial Science, University of Tokyo LSI and System Workshop 2019 ICD, VLD, CPSY, DC, HWS, IPSJ-ARC
(2nd)
 
  • Detailed Info.
       (Japanese)
     
  • Wed, May 15, 2019
    Ookayama Campus, Tokyo Institute of Technology System Design, etc. VLD [Thu, Mar 14]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Wed, Nov 13, 2019
    - Fri, Nov 15
    Ehime Prefecture Gender Equality Center Design Gaia 2019 -New Field of VLSI Design- VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
    (Joint) [detail]
    [Wed, Sep 4]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Thu, Jan 23, 2020
    - Fri, Jan 24
    Raiosha, Hiyoshi Campus, Keio University FPGA Applications, etc. IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] [Fri, Nov 8]
  • Detailed Info.
  • Registration
       for presentation
  • Registration Fee 
  •  4件中 1~4件目  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan