IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2020 - )

Chair: Daisuke Fukuda (Fujitsu Labs.) Vice Chair: Kazutoshi Kobayashi (Kyoto Inst. of Tech.)
Secretary: Yuichi Sakurai (Hitachi), Daisuke Kanemoto (Osaka Univ.)
Assistant: Takuma Nishimoto (Hitachi)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Mon, May 11, 2020
- Tue, May 12
Institute of Industrial Science, University of Tokyo LSI and System Workshop 2020 ICD, CPSY, DC, HWS, IPSJ-SLDM, IPSJ-ARC
(2nd)
 
  • Detailed Info.
       (Japanese)
     
  • Thu, Jun 18, 2020
    Online   MSS, CAS, SIP [Thu, Apr 16]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Tue, Nov 17, 2020
    - Wed, Nov 18
    On line Design Gaia 2020 -New Field of VLSI Design- VLD, DC, RECONF, ICD, IPSJ-SLDM
    (Joint) [detail]
    [Mon, Sep 7]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  •  Results 1 - 3 of 3  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan