IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2020 - )

Chair: Daisuke Fukuda (Fujitsu Labs.) Vice Chair: Kazutoshi Kobayashi (Kyoto Inst. of Tech.)
Secretary: Yuichi Sakurai (Hitachi), Daisuke Kanemoto (Osaka Univ.)
Assistant: Takuma Nishimoto (Hitachi)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Tue, Nov 17, 2020
- Wed, Nov 18
Online Design Gaia 2020 -New Field of VLSI Design- VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
[Mon, Sep 7]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Mon, Jan 25, 2021
    - Tue, Jan 26 (tentative)
    Online FPGA Applications, etc.
    All sessions was held as online conference.
    CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] [Mon, Nov 16]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Wed, Mar 3, 2021
    - Thu, Mar 4
    Online Design Technology for System-on-Silicon, Hardware Security, etc. HWS, VLD [detail] [Mon, Jan 18]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  •  Results 1 - 3 of 3  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan