IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2019 - )

Chair: Nozomu Togawa (Waseda Univ.) Vice Chair: Daisuke Fukuda (Fujitsu Labs.)
Secretary: Yukihide Kohira (Univ. of Aizu), Yuichi Sakurai (Hitachi)
Assistant: Kazuki Ikeda (Hitachi)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Mon, May 13, 2019
- Tue, May 14
Institute of Industrial Science, University of Tokyo LSI and System Workshop 2019 ICD, CPSY, DC, HWS, IPSJ-SLDM, IPSJ-ARC
(2nd)
 
  • Detailed Info.
       (Japanese)
     
  • Wed, May 15, 2019
    Ookayama Campus, Tokyo Institute of Technology System Design, etc. IPSJ-SLDM [Thu, Mar 14]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  • Tue, Jul 30, 2019
    - Wed, Jul 31
    Iwate Univ.   MSS, CAS, SIP [Thu, May 16]
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
  •  Results 1 - 3 of 3  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan