IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Signal Processing (SIP)  (Searched in: 2004)

Search Results: Keywords 'from:2004-10-21 to:2004-10-21'

[Go to Official SIP Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 20 of 27  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
09:30
Yamagata   Scratch Noise Reduction of SP record utilizing Generalized Harmonic Analysis
Ryuji Takamizawa, Kenji Katayama, Yoshihiro Kanda, Teruo Muraoka (Musashi Inst. of Tech)
 [more] SIP2004-76 ICD2004-108 IE2004-52
pp.1-6
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
09:55
Yamagata   A Pitch Detection Method for Musical Tones Using Musical Scale Separation Filters
Yu Suzuki, Kohei Otake (Hosei Univ.)
A filter type pitch detection method for transcription so far reported, uses band-stop type comb filters at the fundamen... [more] SIP2004-77 ICD2004-109 IE2004-53
pp.7-12
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
10:20
Yamagata   Nonlinear Adaptive Equalizer Using Dummy Variables
Takehisa Nagase (Chuo Univ.), Toshihiro Furukawa (Tokyo Univ. of Sience), Kiyoshi Furuya (Chuo Univ.)
This paper investigates the application of dummy variables to digital communication channel equalization.It is
Shown th... [more]
SIP2004-78 ICD2004-110 IE2004-54
pp.13-18
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
11:00
Yamagata   Detection of the difficult colors for discrimination by dichromats and color transform for the legibility of color images based on confusion loci theory and color-defective vision models
Mitsuhiko Meguro, Chihiro Takahashi, Toshio Koga (Yamagata Univ.)
In this paper, we propose a color conversion method for realizing barrier free of color defective vision. Human beings i... [more] SIP2004-79 ICD2004-111 IE2004-55
pp.19-24
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
11:25
Yamagata   Shot Change Detection and Camerawork Estimation for Old Film Restoration
Mizuki Hagiwara, Masahide Abe, Masayuki Kawamata (Tohoku Univ.)
This paper proposes a shot change detection method and a camerawork estimation method for frame displacement correction ... [more] SIP2004-80 ICD2004-112 IE2004-56
pp.25-30
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
11:50
Yamagata   Robust Flicker Parameter Estimation for Motion in Old Film Sequences
Youji Hamaguchi, Masahide Abe, Masayuki Kawamata (Tohoku Univ.)
 [more] SIP2004-81 ICD2004-113 IE2004-57
pp.31-36
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
13:00
Yamagata   Power-Minimum Frequency/Voltage Cooperative Management Method in Sub-decimicron Era
Kentaro Kawakami, Miwako Kanamori, Yasuhiro Morita, Jun Takemura, Masayuki Miyama (Kanazawa Univ.), Masahiko Yoshimoto (Kobe Univ.)
To achieve both of a high peak performance and low average power characteristics, frequency-voltage cooperative control ... [more] SIP2004-82 ICD2004-114 IE2004-58
pp.37-42
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
13:25
Yamagata   Fast Motion Vector Estimation employing Adaptively Assigned Search Area Sizes Followed by Hierarchical Sub-Sampling-Block-Matching
Koutarou Oguma, Mitsuhiro Kitani, Tadayoshi Enomoto (Chuo Univ.)
 [more] SIP2004-83 ICD2004-115 IE2004-59
pp.43-48
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
13:50
Yamagata   "Multi-Step Breaking-off-Search(MS-BOS)" Motion Estimation Algorithm and Low-PowerCMOS-ME LSI
Syouta Hasegawa, Tadayoshi Enomoto (Chuo Univ.)
 [more] SIP2004-84 ICD2004-116 IE2004-60
pp.49-54
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
14:15
Yamagata   Development of H.264 Decoder Using Low Power DSP
Kenji Goto, Hirofumi Aoki, Atsushi Hatabu (NEC), Shinichi Yamada, Taketsugu Matsubara (NEC Micro Systems), Takashi Miyazaki (NEC)
This paper describes a QVGA resolution H.264 video decoder using a low-power and general-purpose DSP (NEC uPD77050, 250M... [more] SIP2004-85 ICD2004-117 IE2004-61
pp.55-60
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
15:00
Yamagata   An Optically Differential Reconfigurable Gate Array using a 0.18 um CMOS process
Minoru Watanabe, Fuminori Kobayashi (Kyushu Institute of Technology)
 [more] SIP2004-86 ICD2004-118 IE2004-62
pp.61-66
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
15:25
Yamagata   Noise and process variation-tolerant multi-ported register file using 130 nm technology
Yuuichirou Ikeda, Masaya Sumita (Matsushita Electric Industrial)
We have developed a 32-bit, 64-word 9-read, 7-write ported register file for a processor based on 130 nm process technol... [more] SIP2004-87 ICD2004-119 IE2004-63
pp.67-72
IE, SIP, ICD, IPSJ-SLDM 2004-10-21
15:50
Yamagata   [Invited Talk] --
-- (SK-Electronics)
 [more] SIP2004-88 ICD2004-120 IE2004-64
p.73
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
09:20
Yamagata   3D Graphics Processor for Mobile Set based on Configurable Processor
Takashi Takemoto, Yasuharu Takenaka, Tsutomu Minagawa, Tomohiro Koizumi, Yasuyuki Ushijima, Naoaki Yanagida, Yasuo Ohara, Kouichi Tanaka, Yasuhiko Fujita (Toshiba Corp.)
A media processor named T4G is described. T4G integrates 3.5M polygon/sec 3D Graphic engine, 15fps@QVGA MPEG4 engine, 2M... [more] SIP2004-89 ICD2004-121 IE2004-65
pp.1-6
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
09:45
Yamagata   JPEG 2000 codec IP with reduced circuit volume for VGA-video
Taro Hagiya (Fujitsu lab.), Sou Nakamura, Akira Genba, Takashi Kuwahara (FDI), Hiroshi Nakayama (Fujitsu lab.)
In this paper, we’ll describe how we made the circuit volume decreased and computation time shorter to develop a low-pow... [more] SIP2004-90 ICD2004-122 IE2004-66
pp.7-12
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
10:10
Yamagata   An Image Recognition Processor Using Dynamically Reconfigurable ALU
Naoto Miyamoto, Koji Kotani (Tohoku University), Kazuyuki Maruo (Advantest), Tadahiro Ohmi (Tohoku University)
An image recognition processor implementing phase only correlation (POC) algorithm is proposed. Arithmetic logical unit ... [more] SIP2004-91 ICD2004-123 IE2004-67
pp.13-18
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
10:50
Yamagata   A DSP Engine for an Extensible Media Embedded Processor
Toshiyuki Furusawa (Toshiba Microelectronics), Satoshi Inoue, Isao Katayama, Yoshihisa Arai, Masataka Matsui, Meisei Nishikawa, Takeshi Yoshimoto (Toshiba)
An extension interface for a configurable processor enabling implementation of an application specific programmable DSP ... [more] SIP2004-92 ICD2004-124 IE2004-68
pp.19-24
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
11:15
Yamagata   Low-Latency and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications
Yasuo Sugure (Hitachi), Seiji Takeuchi (Renesas), Yuichi Abe, Hiromichi Yamada (Hitachi), Kazuya Hirayanagi, Akihiko Tomita, Kesami Hagiwara, Takeshi Kataoka (Renesas), Takanori Shimura (Hitachi)
A 32-bit embedded RISC microcontroller core targeted for automotive, industrial, and PC-peripheral applications has been... [more] SIP2004-93 ICD2004-125 IE2004-69
pp.25-30
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
11:40
Yamagata   A 0.13um CMOS Ultra-compact DVD SoC employing a Full Digital Equalizing PRML Read Channel
Akira Yamamoto, Kouichi Nagano, Koji Okamoto, Hiroki Mouri, Akira Kawabe, Takashi Morie, Hiroyuki Nakahira, Minoru Ochiai (Matsushita Electric Industrial Co.,Ltd.), Youichi Ogura (Matsushita Kotobuki Electronics Industries, Ltd.), Toshihiko Takahashi, Toru Kakiage, Masao Takiguchi, Takashi Yamamoto, Hiroshi Kamiyama, Yutaka Katabe (Matsushita Electric Industrial Co.,Ltd.)
 [more] SIP2004-94 ICD2004-126 IE2004-70
pp.31-36
IE, SIP, ICD, IPSJ-SLDM 2004-10-22
13:00
Yamagata   SoC debug architecture and applications
Tomoyuki Kodama, Makoto Saen (Hitachi), Junichi Nishimoto (Renesas), Fumio Arakawa (Hitachi)
Debugging tools analyzing CPU core mainly are inadequacy for latest SoC, which have many IPs. Especially debugging tools... [more] SIP2004-95 ICD2004-127 IE2004-71
pp.37-42
 Results 1 - 20 of 27  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan