IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Integrated Circuits and Devices (ICD)  (Searched in: 2007)

Search Results: Keywords 'from:2007-08-23 to:2007-08-23'

[Go to Official ICD Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 20 of 29  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, SDM 2007-08-23
08:30
Hokkaido Kitami Institute of Technology Development of a Multi-Core SoC with 9 CPUs and 2 Matrix Processors
Masami Nakajima, Koichi Ishimi, Hayato Fujiwara, Kazuya Ishida, Naoto Okumura, Norio Masui, Hiroyuki Kondo (Renesas) SDM2007-141 ICD2007-69
A multi-core SoC for multi-application (recognition, inference, measurement, control, and security) is developed. The co... [more] SDM2007-141 ICD2007-69
pp.1-4
ICD, SDM 2007-08-23
08:55
Hokkaido Kitami Institute of Technology Homogenous Dual-Processor core with Shared L1 Cache for Mobile Multimedia SoC
Tetsu Hosoki, Takao Yamamoto, Masayuki Yamasaki, Keisuke Kaneko, Masaitsu Nakajima (Matsushita Electric Industrial Co., Ltd.) SDM2007-142 ICD2007-70
We propose a novel dual-processor core which adopts a shared L1 cache with active way scheme. In this scheme, each way o... [more] SDM2007-142 ICD2007-70
pp.5-9
ICD, SDM 2007-08-23
09:20
Hokkaido Kitami Institute of Technology Evaluation of Heterogeneous Multicore Architecture with AAC-LC Stereo Encoding
Hiroaki Shikano (Hitachi/./Waseda Univ.), Masaki Ito, Takashi Todaka, Takanobu Tsunoda, Tomoyuki Kodama, Masafumi Onouchi, Kunio Uchiyama (Hitachi), Toshihiko Odaka (Hitachi/./Waseda Univ.), Tatsuya Kamei, Ei Nagahama, Manabu Kusaoke, Yusuke Nitta (Renesas Technology), Yasutaka Wada, Keiji Kimura, Hironori Kasahara (Waseda Univ.) SDM2007-143 ICD2007-71
This paper describes a heterogeneous multi-core processor (HMCP) architecture which integrates general purpose processor... [more] SDM2007-143 ICD2007-71
pp.11-16
ICD, SDM 2007-08-23
09:45
Hokkaido Kitami Institute of Technology Fast Motion Estimation Algorithm and a Low Power Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling
Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.) SDM2007-144 ICD2007-72
 [more] SDM2007-144 ICD2007-72
pp.17-21
ICD, SDM 2007-08-23
10:20
Hokkaido Kitami Institute of Technology [Special Invited Talk] Design Trends of High Performance PLLs and DLLs
Shiro Dosho (Matsushita) SDM2007-145 ICD2007-73
 [more] SDM2007-145 ICD2007-73
pp.23-28
ICD, SDM 2007-08-23
11:10
Hokkaido Kitami Institute of Technology Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application
Akinori Matsumoto, Shiro Sakiyama, Yusuke Tokunaga, Takashi Morie, Shiro Dosho (Matsushita) SDM2007-146 ICD2007-74
Low power design is essential for mobile application. For a PLL with multiphase outputs, level shifter (LS), which conve... [more] SDM2007-146 ICD2007-74
pp.29-34
ICD, SDM 2007-08-23
11:35
Hokkaido Kitami Institute of Technology A Periodically All-in-Phase Clocking Architecture for Multi-Core SOC Platforms
Atsufumi Shibayama, Koichi Nose, Sunao Torii, Masayuki Mizuno, Masato Edahiro (NEC) SDM2007-147 ICD2007-75
Methods for clock generation, distribution, and synchronization in system-on-chip (SOC) designs have become important is... [more] SDM2007-147 ICD2007-75
pp.35-40
ICD, SDM 2007-08-23
12:50
Hokkaido Kitami Institute of Technology [Special Invited Talk] Past and Future of Dynamic Voltage Scaling
Hiroyuki Mizuno (Hitachi) SDM2007-148 ICD2007-76
Effectiveness and issue for Dynamic Voltage Scaling (DVS) have been described. Both dynamic and leakage power reduction ... [more] SDM2007-148 ICD2007-76
pp.41-46
ICD, SDM 2007-08-23
13:40
Hokkaido Kitami Institute of Technology Energy comparison between various supply voltage scheme for System LSI
Satoshi Hanami, Shigeyoshi Watanabe, Manabu Kobayashi, Toshinori Takabatake (SIT) SDM2007-149 ICD2007-77
 [more] SDM2007-149 ICD2007-77
pp.47-50
ICD, SDM 2007-08-23
14:05
Hokkaido Kitami Institute of Technology Design of high-speed low-power dual-supply-voltage sysytem LSI taking into account of gate/sub-threshold leakage current
Shigeyoshi Watanabe, Satoshi Hanami, Manabu Kobayashi, Toshinori Takabatake (SIT) SDM2007-150 ICD2007-78
 [more] SDM2007-150 ICD2007-78
pp.51-56
ICD, SDM 2007-08-23
14:35
Hokkaido Kitami Institute of Technology An Optimal Supply Voltage Determiner Circuit for Minimum Energy Operations
Yoshifumi Ikenaga, Masahiro Nomura, Yoetsu Nakazawa, Yasuhiko Hagihara (NEC Corp.) SDM2007-151 ICD2007-79
 [more] SDM2007-151 ICD2007-79
pp.57-62
ICD, SDM 2007-08-23
15:00
Hokkaido Kitami Institute of Technology Power Measurement for a Multiplier with Run Time Power Gating
Toshihiro Kashima, Seidai Takeda, Toshiaki Shirai, Naoaki Ohkubo, Kimiyoshi Usami (S.I.T) SDM2007-152 ICD2007-80
This paper describes a result of measurement of a Multiplier with Run Time Power Gating (RTPG). This multiplier has a sc... [more] SDM2007-152 ICD2007-80
pp.63-68
ICD, SDM 2007-08-23
15:25
Hokkaido Kitami Institute of Technology A 1.92us-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors
Kazuki Fukuoka, Osamu Ozawa, Ryo Mori, Yasuto Igarashi, Toshio Sasaki, Takashi Kuraishi, Yoshihiko Yasu, Koichiro Ishibashi (Renesas Technology) SDM2007-153 ICD2007-81
A technique for controlling rush current and wake-up time of thick-gate-oxide power switches is described. Suppressing t... [more] SDM2007-153 ICD2007-81
pp.69-73
ICD, SDM 2007-08-23
16:00
Hokkaido Kitami Institute of Technology [Panel Discussion] Dynamic Voltage & Frequency Scaling ; A Key Technology for Deep Sub-100nm SoCs !
Tadayoshi Enomoto (Chuo Univ.), Naohiko Irie (Hitachi), Hiroshi Okano (Fujitsu), Shiro Sakiyama (Matsushita), Masakatsu Nakai (Sony), Koji Nii (Renesas Technology), Masahiro Nomura (NEC), Hiroyuki Mizuno (Hitachi) SDM2007-154 ICD2007-82
 [more] SDM2007-154 ICD2007-82
pp.75-78
ICD, SDM 2007-08-24
08:30
Hokkaido Kitami Institute of Technology A Very Wideband Fully Balanced Active RC Polyphase Filter Based on CMOS Inverters in 0.18μm CMOS Technology
Keishi Komoriyama, Eiich Yoshida, Makoto Yashiki, Hiroshi Tanimoto (Kitami Inst. Tech.) SDM2007-155 ICD2007-83
A very wideband active RC polyphase filter(RCPF) is presented. It can expand image-rejection band of passive
RCPF. To ... [more]
SDM2007-155 ICD2007-83
pp.79-84
ICD, SDM 2007-08-24
08:55
Hokkaido Kitami Institute of Technology Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variation in SoCs
Mitsuya Fukazawa, Tetsuro Matsuno, Toshifumi Uemura (Kobe Univ.), Rei Akiyama (Renesas Design), Tetsuya Kagemoto, Hiroshi Makino, Hidehiro Takata (Renesas Technology), Makoto Nagata (Kobe Univ.) SDM2007-156 ICD2007-84
Fine-grained built-in probing circuits are distributed at 120 locations on the SoC to allow continuous-time monitoring o... [more] SDM2007-156 ICD2007-84
pp.85-90
ICD, SDM 2007-08-24
09:20
Hokkaido Kitami Institute of Technology An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
Yasumi Nakamura, Makoto Takamiya, Takayasu Sakurai (Univ. of Tokyo) SDM2007-157 ICD2007-85
An on-chip noise canceller with high voltage supply lines for the nanosecond-range power supply noise is proposed. The ... [more] SDM2007-157 ICD2007-85
pp.91-94
ICD, SDM 2007-08-24
09:45
Hokkaido Kitami Institute of Technology A Microwave-Powered CMOS Power Supply Circuit for Integrated Si-MEMS Microsensors
Daiki Endo (TUT), Hidekuni Takao (TUT/JST-CREST), Syunsuke Kizuna (TUT), Kazuaki Sawada, Makoto Ishida (TUT/JST-CREST) SDM2007-158 ICD2007-86
In this paper, a design and a basic experimental result of CMOS stabilized power supply circuit for wireless drive of mi... [more] SDM2007-158 ICD2007-86
pp.95-100
ICD, SDM 2007-08-24
10:20
Hokkaido Kitami Institute of Technology [Special Invited Talk] Effect of metal-gate/high-k on characteristics of MOSFETs for 32nm CMOS and beyond
Masato Koyama, Masahiro Koike, Yuuichi Kamimuta, Masamichi Suzuki, Kosuke Tatsumura, Yoshinori Tsuchiya, Reika Ichihara, Masakazu Goto, Koji Nagatomo, Atsushi Azuma, Shigeru Kawanaka, Kazuaki Nakajima, Katsuyuki Sekine (Toshiba Corp.) SDM2007-159 ICD2007-87
In this paper, influences of metal-gate and high-k gate dielectric application on MOSFET (32nm node and beyond) characte... [more] SDM2007-159 ICD2007-87
pp.101-106
ICD, SDM 2007-08-24
11:10
Hokkaido Kitami Institute of Technology Experimental Study on Mobility Universality in (100) Ultra Thin Body nMOSFET with SOI thickness of 5 nm
Ken Shimizu, Toshiro Hiramoto (Univ. of Tokyo) SDM2007-160 ICD2007-88
Experimental study on mobility universality in (100) oriented ultrathin body SOI nMOSFETs was performed for the first ti... [more] SDM2007-160 ICD2007-88
pp.107-111
 Results 1 - 20 of 29  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan