IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Integrated Circuits and Devices (ICD)  (Searched in: 2015)

Search Results: Keywords 'from:2015-08-24 to:2015-08-24'

[Go to Official ICD Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 14 of 14  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM, ICD 2015-08-24
09:30
Kumamoto Kumamoto City [Invited Talk] Highly Reliable TaOx ReRAM with Centralized Filament for 28-nm Embedded Application
Yukio Hayakawa, Atsushi Himeno, Ryutaro Yasuhara, Satoru Fujii, Satoru Ito, Yoshio Kawashima, Yuuichirou Ikeda, Akifumi Kawahara, Ken Kawai, Zhiqiang Wei, Shunsaku Muraoka, Kazuhiko Shimakawa, Takumi Mikawa, Shinichi Yoneda (Panasonic) SDM2015-57 ICD2015-26
For 28-nm embedded application, we have proposed a TaOx-based ReRAM with precise filament positioning and high thermal s... [more] SDM2015-57 ICD2015-26
pp.1-5
SDM, ICD 2015-08-24
10:20
Kumamoto Kumamoto City Development of a compacted doubly nesting array in Narrow Scribe Line aimed at detecting soft failures of interconnect via
Hiroki Shinkawata, Nobuo Tsuboi (REL), Atsushi Tsuda (RSD), Shingo Sato (Kansai), Yasuo Yamaguchi (REL) SDM2015-58 ICD2015-27
We introduce a new addressable test structure array using for mass production stage which is compacted doubly nesting ar... [more] SDM2015-58 ICD2015-27
pp.7-10
SDM, ICD 2015-08-24
10:55
Kumamoto Kumamoto City [Invited Talk] Implementation of TFET Spice Model for Ultra-Low Power Circuit Analysis
Chika Tanaka, Akira Hokazono, Kanna Adachi, Masakazu Goto, Yoshiyuki Kondo, Emiko Sugizaki, Motohiko Fujimatsu, Hiroyuki Hara, Shinji Miyano, Keiichi Kushida, Shigeru Kawanaka (Toshiba) SDM2015-59 ICD2015-28
 [more] SDM2015-59 ICD2015-28
pp.11-13
SDM, ICD 2015-08-24
11:45
Kumamoto Kumamoto City [Invited Talk] Device Design Guideline for negative capacitance FET (NCFET)
Masaharu Kobayashi, Toshiro Hiramoto (The Univ. of Tokyo) SDM2015-60 ICD2015-29
 [more] SDM2015-60 ICD2015-29
pp.15-18
SDM, ICD 2015-08-24
13:35
Kumamoto Kumamoto City [Invited Talk] Atom-Switch-Based Programmable Logic Array and ROM
Yukihide Tsuji, X Bai, Makoto Miyamura, Toshitsugu Sakamoto, Munehiro Tada, Naoki Banno, Koichiro Okamoto, Noriyuki Iguchi (NEC), Nobuyuki Sugii (Hitachi), Hiromitsu Hada (NEC) SDM2015-61 ICD2015-30
We have proposed Nonvolatile Programmable Logic (NPL) and ROM using atom switch. Atom switch has unique properties, such... [more] SDM2015-61 ICD2015-30
pp.19-24
SDM, ICD 2015-08-24
14:25
Kumamoto Kumamoto City Digital Frequency Transformaion Circuit for Timewise Unequally Sampled Data
Yuu Tanaka, Weikun Liang, Yoshiaki Hagiwara (Sojo-u) SDM2015-62 ICD2015-31
DFT(Discrete Fourier Transformation) as we know today is a method of
obtaining the frequency component vector from the ... [more]
SDM2015-62 ICD2015-31
pp.25-30
SDM, ICD 2015-08-24
15:00
Kumamoto Kumamoto City [Invited Talk] Recent progress and challenges of high-mobility III-V/Ge CMOS technologies for low power LSI applications
Toshifumi Irisawa (AIST), Keiji Ikeda, Yuuichi Kamimuta, Minoru Oda, Tsutomu Tezuka (AIST/Toshiba), Tatsurou Maeda, Hiroyuki Ota, Kazuhiko Endo (AIST) SDM2015-63 ICD2015-32
 [more] SDM2015-63 ICD2015-32
pp.31-36
SDM, ICD 2015-08-24
15:50
Kumamoto Kumamoto City Area and Performance Study of FinFET with Detailed Parasitic Capacitance Analysis in 16nm Process Node
Takeshi Okagaki, Koji Shibutani, Masao Morimoto, Yasumasa Tsukamoto, Koji Nii, Kazunori Onozawa (REL) SDM2015-64 ICD2015-33
 [more] SDM2015-64 ICD2015-33
pp.37-40
SDM, ICD 2015-08-25
09:30
Kumamoto Kumamoto City [Invited Talk] Low-Power Embedded ReRAM Technology for IoT Applications
Makoto Ueki, Akira Tanabe, Hiroshi Sunamura, Mitsuru Narihiro, Kazuya Uejima, Koji Masuzaki, Naoya Furutake, Akira Mitsuiki, Koichi Takeda, Takashi Hase, Yoshihiro Hayashi (Renesas Electronics) SDM2015-65 ICD2015-34
A low-power 2Mb ReRAM macro was developed in 90 nm CMOS platform, demonstrating lower power data-writing (x1/7-x1/10) an... [more] SDM2015-65 ICD2015-34
pp.41-46
SDM, ICD 2015-08-25
10:20
Kumamoto Kumamoto City Circuit Design of Reconfigurable Dynamic Logic and Estimation of Number of Elements
Junki Kato, Shigeyoshi Watanabe, Hiroshi Ninomiya, Manabu Kobayashi, Yasuyuki Miura (SIT) SDM2015-66 ICD2015-35
 [more] SDM2015-66 ICD2015-35
pp.47-52
SDM, ICD 2015-08-25
10:55
Kumamoto Kumamoto City [Invited Talk] Novel Single p+Poly-Si/Hf/SiON Gate Stack Technology on Silicon-on-Thin-Buried-Oxide (SOTB) for Ultra-Low Leakage Applications
Yoshiki Yamamoto, Hideki Makiyama, Tomohiro Yamashita, Hidekazu Oda, Shiro Kamohara, Yasuo Yamaguchi (Renesas Electronics Corp.), Nobuyuki Sugii (Hitachi), Tomoko Mizutani, Masaharu Kobayashi, Toshiro Hiramoto (UT) SDM2015-67 ICD2015-36
We demonstrate a cost effective 65-nm SOTB CMOS technology for ultra-low leakage applications. Novel single p+poly-Si/Hf... [more] SDM2015-67 ICD2015-36
pp.53-57
SDM, ICD 2015-08-25
11:45
Kumamoto Kumamoto City Threshold Voltage and Current Variability of Extremely Narrow Silicon Nanowire MOSFETs with Width down to 2nm
Tomoko Mizutani, Yuma Tanahashi, Ryota Suzuki, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto (Univ. of Tokyo) SDM2015-68 ICD2015-37
 [more] SDM2015-68 ICD2015-37
pp.59-62
SDM, ICD 2015-08-25
13:10
Kumamoto Kumamoto City [Invited Talk] 45.5% Energy Reduction by applying DVFS and Multi-Level-Shift Architecture for Low-Power SoCs
Satoshi Tanabe, Atsushi Muramatsu, Ken-ichi Kawasaki, Makoto Mouri, Teruo Ishihara (Flab) SDM2015-69 ICD2015-38
 [more] SDM2015-69 ICD2015-38
pp.63-68
SDM, ICD 2015-08-25
14:00
Kumamoto Kumamoto City [Invited Talk] A 25Gb/s Hybrid Integrated Silicon Photonic Transceiver in 28nm CMOS and SOI
Toshihiko Mori, Yanfei Chen, Masaya Kibune (Fujitsu Lab.), Asako Toda (Fujitsu Lab. America), Akinori Hayakawa, Tomoyuki Akiyama, Shigeaki Sekiguchi, Hiroji Ebe, Nobuhiro Imaizumi, Tomoyuki Akahoshi (Fujitsu Lab.), Suguru Aiyama, Shinsuke Tanaka, Takasi Simoyama (PETRA), Ken Morito (Fujitsu Lab.), Takuji Yamamoto (Fujitsu Lab. America) SDM2015-70 ICD2015-39
 [more] SDM2015-70 ICD2015-39
pp.69-72
 Results 1 - 14 of 14  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan