| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Dependable Computing (DC) Chair: Takashi Aikyo (STARC) Vice Chair: Tomohiro Yoneda (NII) Secretary: Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas) DATE: Fri, Jun 20, 2008 13:00 - 17:05 PLACE: TOPICS: Design, Test, Verification ---------------------------------------- Fri, Jun 20 PM (13:00 - 14:50) ---------------------------------------- (1) 13:00 - 13:25 P2P Online Game Using Coterie Shuta Asano, Hiromi Kobayashi (Tokai Univ.) (2) 13:25 - 13:50 Online Game Protocol for P2P Using Byzantine Agreement Daisuke Wada, Hiromi Kobayashi (Tokai Univ.) (3) 13:50 - 14:15 A Design of Highly Dependable Processor with the Tolerance to Multiple Simultaneous Transient Faults Makoto Kimura, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki (Tokyo Metroplitan Univ.) (4) 14:15 - 14:40 Test generation for multi-operand adders consisting of full adders Nobutaka Kito, Naofumi Takagi (Nagoya Univ.) ----- Break ( 10 min. ) ----- ---------------------------------------- Fri, Jun 20 PM (14:50 - 15:50) ---------------------------------------- (5) 14:50 - 15:40 [Invited Talk] The State of the Art and Future Trends of Test Design Yasuo Sato (Hitachi) ----- Break ( 10 min. ) ----- ---------------------------------------- Fri, Jun 20 PM (15:50 - 17:05) ---------------------------------------- (6) 15:50 - 16:15 Improving the Diagnostic Quality of Open Faults Koji Yamazaki, Toshiyuki Tsutsumi (Meiji Univ.), Hiroshi Takahashi, Yoshinobu Higami, Takashi Aikyo (Ehime Univ.), Hiroyuki Yotsuyanagi, Masaki Hashizume (Tokushima Univ.), Yuzo Takamatsu (Ehime Univ.) (7) 16:15 - 16:40 Transistor Aging and Operational Environment of Logic Circuits Masafumi Haraguchi (Kyushu Inst. of Tech.), Yukiya Miura (Tokyo Metropolitan Univ.), Seiji Kajihara, Yasuo Sato, Kohei Miyase, Xiaoqing Wen (Kyushu Inst. of Tech.) (8) 16:40 - 17:05 Note on Hardware Overhead and Fault Location for Memory BIST Masayuki Arai, Kentaro Osawa, Kazuhiko Iwasaki (Tokyo Metro. Univ.), Michinobu Nakao (Renesas) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. Invited Talk will have 45 minutes for presentation and 5 minutes for discussion. === Technical Committee on Dependable Computing (DC) === # SECRETARY: Michinobu Nakao (Renesas Technology Corp.) Tel:042-312-5859 FAX:042-327-8619 E-mail:   o    bu    s Last modified: 2008-04-23 13:10:29 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to DC Schedule Page] /
| Go Top | Go Back | Prev DC Conf / Next DC Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]