IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Koji Nakano (Hiroshima Univ.)
Vice Chair Hidetsugu Irie (Univ. of Tokyo), Takashi Miyoshi (Fujitsu)
Secretary Takeshi Ohkawa (Utsunomiya Univ.), Shinya Takameda (Hokkaido Univ.)
Assistant Yasuaki Ito (Hiroshima Univ.), Tomoaki Tsumura (Nagoya Inst. of Tech.)

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Satoshi Fukumoto (Tokyo Metropolitan Univ.)
Vice Chair Hiroshi Takahashi (Ehime Univ.)
Secretary Haruhiko Kaneko (Tokyo Inst. of Tech.), Masayuki Arai (Nihon Univ.)

Special Interest Group on System Architecture (IPSJ-ARC) [schedule] [select]
Chair Masahiro Goshima (NII)
Secretary Takatsugu Ono (Kyushu Univ.), Masaaki Kondo (Univ. of Tokyo), Yohei Hasegawa (Toshiba), Ryota Shioya (Nagoya Univ.)

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Yutaka Tamiya (Fujitsu Lab.)
Secretary Seiya Shibata (NEC), Yukio Mitsuyama (Kochi Univ. of Tech.), Eiichi Hosoya (NTT)

Special Interest Group on Embedded Systems (IPSJ-EMB) [schedule] [select]

{INFOMESITEM}
Conference Date Sun, Mar 17, 2019 13:00 - 18:25
Mon, Mar 18, 2019 09:00 - 15:10
Topics ETNET2019 
Conference Place  
Transportation Guide http://www.city.nishinoomote.lg.jp/admin/kosodate_kyoiku/koukyousisetsu/3073.html
Contact
Person
+81-44-580-1562
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on CPSY, DC.

Sun, Mar 17 PM 
13:00 - 14:00
(1) 13:00-13:20  
(2) 13:20-13:40  
(3) 13:40-14:00  
  14:00-14:15 Break ( 15 min. )
Sun, Mar 17 PM 
14:15 - 15:35
(4) 14:15-14:35  
(5) 14:35-14:55  
(6) 14:55-15:15  
(7) 15:15-15:35  
  15:35-15:50 Break ( 15 min. )
Sun, Mar 17 PM 
15:50 - 16:50
(8) 15:50-16:10  
(9) 16:10-16:30  
(10) 16:30-16:50  
  16:50-17:05 Break ( 15 min. )
Sun, Mar 17 PM 
17:05 - 18:25
(11) 17:05-17:25  
(12) 17:25-17:45  
(13) 17:45-18:05  
(14) 18:05-18:25  
Sun, Mar 17 PM 
13:00 - 14:00
(15)
CPSY
13:00-13:20 MOSFET-based ultra high resistance configuration for ultra low current sensing CPSY2018-103 DC2018-85 Xinghuai Zhang, Shigetoshi Nakatake (Univ. of Kitakyushu)
(16)
CPSY
13:20-13:40 Analysis and Design of Horizontal Inter-Chip Wireless Bus CPSY2018-104 DC2018-86 Junichiro Kadomoto, Ryozi Asano, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo)
(17)
CPSY
13:40-14:00 On estimation of intravesical urine volume using AC impedance method CPSY2018-105 DC2018-87 Ryosuke Sakai, shigetoshi nakatake (Univ. of Kitakyushu)
  14:00-14:15 Break ( 15 min. )
Sun, Mar 17 PM 
14:15 - 15:35
(18) 14:15-14:35  
(19) 14:35-14:55  
(20) 14:55-15:15  
(21) 15:15-15:35  
  15:35-15:50 Break ( 15 min. )
Sun, Mar 17 PM 
15:50 - 16:50
(22)
CPSY
15:50-16:10 Real-Time Voltage and Frequency Scaling Scheme with IPC Controlling for SMT Processor CPSY2018-106 DC2018-88 Hiromi Suzuki, Yousuke Ide, Yuta Tsukahara, Nobuyuki Yamasaki (Keio Univ)
(23)
CPSY
16:10-16:30 Design of Vector Unit for AI Acceleration in Embedded Processor CPSY2018-107 DC2018-89 Yosuke Ide, Hiromi Suzuki, Yuki Mori, Nobuyuki Yamasaki (Keio Univ.)
(24) 16:30-16:50  
  16:50-17:05 Break ( 15 min. )
Sun, Mar 17 PM 
17:05 - 18:25
(25)
CPSY
17:05-17:25 An Update-Range-Aware Source Deduplication Method with Low-Resource and High-Efficiency for Geo-Distributed Data Analysis CPSY2018-108 DC2018-90 Shun Gokita, Kento Ikkaku, Makoto Kubota, Noriyuki Fukuyama (Fujitsu Lab.)
(26)
CPSY
17:25-17:45 QoS-Aware Similar Data Reduction Method in On-demand Wide-Area Data Analysis System CPSY2018-109 DC2018-91 Kento Ikkaku, Shun Gokita, Makoto Kubota, Noriyuki Fukuyama (Fujitsu Lab.)
(27)
CPSY
17:45-18:05 CPSY2018-110 DC2018-92
(28)
CPSY
18:05-18:25 Accelerating Multidimensional Change-Point Detection using FPGA NIC CPSY2018-111 DC2018-93 Takuma Iwata, Hiroki Matsutani (Keio Univ.)
Mon, Mar 18 AM 
09:00 - 10:00
(29) 09:00-09:20  
(30)
CPSY
09:20-09:40 Problems of High Level Synthesis for software developers
-- Comparison between RTL and HLS in a FPGA Othello game system --
CPSY2018-112 DC2018-94
Fukuhei Hamazaki, Hiroshi Tezuka, Mary Inaba (Tokyo Univ.)
(31) 09:40-10:00  
  10:00-10:15 Break ( 15 min. )
Mon, Mar 18 AM 
10:15 - 11:35
(32)
CPSY
10:15-10:35 High efficient multi-task DNN inference using shared CNN for one-to-many application CPSY2018-113 DC2018-95 Yuria Hiraga, Takashi Nakata, Yasuhiko Nakashima (NAIST)
(33)
CPSY
10:35-10:55 A Method for Improving Accuracy using Multiple Online Unsupervised Anomaly Detection Cores CPSY2018-114 DC2018-96 Mineto Tsukada (Keio Univ.), Masaaki Kondo (Univ. Tokyo), Hiroki Matsutani (Keio Univ.)
(34)
CPSY
10:55-11:15 CPSY2018-115 DC2018-97 Yuki Hirayama, Kazutoshi Hirose (Hokkaido Univ.), Takashi Hayakawa, Junichi Kiyamura, Yasutoshi Fukara, Yuji Kurita (), Kota Ando, Kodai Ueyoshi, Shinya Takamaeda, Masato Motomura (Hokkaido Univ.)
(35)
CPSY
11:15-11:35 CPSY2018-116 DC2018-98
  11:35-12:35 Break ( 60 min. )
Mon, Mar 18 PM 
12:35 - 13:35
(36) 12:35-12:55  
(37) 12:55-13:15  
(38) 13:15-13:35  
  13:35-13:50 Break ( 15 min. )
Mon, Mar 18 PM 
13:50 - 15:10
(39) 13:50-14:10  
(40) 14:10-14:30  
(41) 14:30-14:50  
(42) 14:50-15:10  
Mon, Mar 18 AM 
09:00 - 10:00
(43)
DC
09:00-09:20 A Test Generation Method for Resistive Open Faults Using MAX-SAT Problem CPSY2018-117 DC2018-99 Hiroshi Yamazaki, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.), Masayuki Arai (Nihon Univ.), Hiroyuki Yotsuyanagi, Masaki Hashizume (Tokushima Univ.)
(44)
DC
09:20-09:40 CPSY2018-118 DC2018-100
(45)
DC
09:40-10:00 Optimization of Security Methods for Wireless Sensor Networks CPSY2018-119 DC2018-101 Takashi Minohara (Takushoku Univ.)
  10:00-10:15 Break ( 15 min. )
Mon, Mar 18 AM 
10:15 - 11:15
(46)
DC
10:15-10:35 CPSY2018-120 DC2018-102
(47)
DC
10:35-10:55 CPSY2018-121 DC2018-103
(48) 10:55-11:15  
  11:15-12:15 Break ( 60 min. )
Mon, Mar 18 PM 
12:35 - 13:35
(49) 12:35-12:55  
(50) 12:55-13:15  
(51) 13:15-13:35  
  13:35-13:50 Break ( 15 min. )
Mon, Mar 18 PM 
13:50 - 15:10
(52) 13:50-14:10  
(53) 14:10-14:30  
(54) 14:30-14:50  
(55) 14:50-15:10  

Announcement for Speakers
General TalkEach speech will have 15 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Takashi Miyoshi (FUJITSU)
TEL +81-44-754-2931, FAX +81-44-754-2672
E-:

CPSY WEB
http://www.ieice.or.jp/iss/cpsy/jpn/ 
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address  
IPSJ-ARC Special Interest Group on System Architecture (IPSJ-ARC)   [Latest Schedule]
Contact Address  
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address Yukio Mitsuyama (Kochi Univ. of Tech.)
E-:o- 
Announcement Please see the IPSJ-SLDM page below:
http://www.sig-sldm.org/
IPSJ-EMB Special Interest Group on Embedded Systems (IPSJ-EMB)   [Latest Schedule]
Contact Address  


Last modified: 2019-02-13 17:57:42


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 

[On-Site Price List of Paper Version of Proceedings (Technical Report)] (in Japanese)
 
[Presentation and Participation FAQ] (in Japanese)
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Return to CPSY Schedule Page]   /   [Return to DC Schedule Page]   /   [Return to IPSJ-ARC Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /   [Return to IPSJ-EMB Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan