IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top  Go Back   Prev CAS Conf / Next CAS Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair Hisanori Fujisawa (Fujitsu Labs.)
Vice Chair Mitsunori Makino (Chuo Univ.)
Secretary Hiroshi Yamazaki (Fujitsu Labs.), Taketomo Kanazawa (Shibaura Inst. of Tech.)
Assistant Daisuke Takafuji (Hiroshima Univ.)

Technical Committee on VLSI Design Technologies (VLD) [schedule] [select]
Chair Atsushi Takahashi (Osaka Univ.)
Vice Chair Ikuo Harada (NTT)
Secretary Nozomu Togawa (Waseda Univ.), Akihisa Yamada (Sharp)

Technical Committee on Signal Processing (SIP) [schedule] [select]
Chair Akihiko Sugiyama (NEC)
Vice Chair Masaaki Ikehara (Keio Univ.), Isao Yamada (Tokyo Inst. of Tech.)
Secretary Toshihisa Tanaka (Tokyo Univ. of Agric. and Tech.), Masahiro Okuda (Univ. of Kitakyushu)
Assistant Masahiro Yukawa (Riken)

Conference Date Wed, Jul 1, 2009 13:20 - 18:00
Thu, Jul 2, 2009 09:20 - 14:50
Topics Signal processing, LSI, etc. 
Conference Place  

Wed, Jul 1 PM  SIP-1
13:20 - 14:20
(1) 13:20-13:40 Fast Sub-macroblock Selection for Motion Estimation in H.264/AVC Kenichi Fujii, Koichi Ichige (Yokohama Nat'l Univ.)
(2) 13:40-14:00 Theoretical analysis of POC using one-time key based phase scrambling Izumi Ito, Hitoshi Kiya (Tokyo Metropolitan Univ.)
(3) 14:00-14:20 Design of 2-D Separable-Denominator IIR Filters based on Weighted LS Approximation Sho Iwazaki, Koichi Ichige (Yokohama Nat'l Univ.)
  14:20-14:30 Break ( 10 min. )
Wed, Jul 1 PM  CAS
14:30 - 15:30
(4) 14:30-14:50 A Bound of Errors of a Solution for a kind of Resistive Circuits Including Active Elements Tetsuo Nishi, Shin'ichi Oishi, Yusuke Nakaya (Waseda Univ.)
(5) 14:50-15:10 Resource Sharing and Scheduling Algorithms against Variation of Control Timings Keisuke Inoue, Mineo Kaneko, Tsuyoshi Iwagaki (JAIST)
(6) 15:10-15:30 Design of maximum length sequences obtained by nonlinear feedback shift registers with linear recurrence equation Daisaburo Yoshioka (Sojo Univ.), Akio Tsuneda (Kumamoto Univ.)
  15:30-15:40 Break ( 10 min. )
Wed, Jul 1 PM  SIP-2
15:40 - 17:00
(7) 15:40-16:00 A Low-Distortion Noise Canceller with an SNR-Modified Partitioned Power-Normalized PNLMS Akihiko Sugiyama, Masanori Kato, Masahiro Serizawa (NEC)
(8) 16:00-16:20 Analysis for robustness of RSA acoustic model by distance between phonmes Kazunaga Ohnuki (Kushiro National College of Tech.), Wataru Takahashi, Shingo Yoshizawa, Yoshikazu Miyanaga (Hokkaido Univ.)
(9) 16:20-16:40 A Study on Initial Value Setting Method for Multiple Sound Sources Tracking Noboru Oowada, Kenji Suyama (Tokyo Denki Univ.)
(10) 16:40-17:00 An adaptive fast algorithm of rhythmic component extraction Toshihisa Tanaka (TUAT), Yuki Saito (Sony), Hiroshi Higashi (TUAT)
  17:00-17:10 Break ( 10 min. )
Wed, Jul 1 PM  Tutrial
17:10 - 18:00
(11) 17:10-18:00 [Tutorial Lecture]
Compressed Sensing
-- Basic Principle and State-of-the-Art Results --
Akira Hirabayashi (Yamaguchi Univ.)
Thu, Jul 2 AM  SIP-3
09:20 - 10:40
(12) 09:20-09:40 A Natural Rank-selection Criterion for Krylov-subspace-based Filtering Techniques Masahiro Yukawa (RIKEN)
(13) 09:40-10:00 BER performance of MMSE equalizer for chip-interleaved CDMA using space-time block-coding Yutaka Sakiura, Koji Shibata, Takakazu Sakai, Atsushi Nakagaki (KIT)
(14) 10:00-10:20 Image Coding Based on Cosine-Modulated Filter Banks Daisuke Takagi, Toshiyuki Uto (Ehime Univ.), Masaaki Ikehara (Keio Univ.), Kenji Ohue (Ehime Univ.)
(15) 10:20-10:40 M-channel Integer Discrete Cosine Transform type-II using Block Parallel System Hideaki Hayano, Taizo Suzuki, Masaaki Ikehara (Keio Univ.)
  10:40-10:50 Break ( 10 min. )
Thu, Jul 2 PM  SIP-4
10:50 - 11:50
(16) 10:50-11:10 Fast Adaptive Directional Lifting-Based Wavelet Transform based on Dual-Tree Complex Wavelet Transform Daisuke Wakide, Seisuke Kyochi (Keio Univ.), Yuichi Tanaka (Utsunomiya Univ.), Masaaki Ikehara (Keio Univ.)
(17) 11:10-11:30 Synthesis of 2-Channel IIR Paraunitary Filter Banks by Extracting 2-Port Lattice Sections Nagato Ueda (Tokyo Tech), Eiji Watanabe (Shibaura Tech), Akinori Nishihara (Tokyo Tech)
(18) 11:30-11:50 A proposal of the evaluation method of pole estimation by mean square error of the poles Tomoki Nakao (Chiba Inst. of Tech.), Keisuke Murata (Tokyo Univ. of Science), Hajime Kubota (Chiba Inst. of Tech.)
  11:50-13:10 Break ( 80 min. )
Thu, Jul 2 PM  VLD
13:10 - 14:50
(19) 13:10-13:30 3D Placement Based on Stable-LSE Masatomo Kuwano, Naoto Funatsu, Yasuhiro Takashima (Univ. of Kitakyushu)
(20) 13:30-13:50 Octilinear Routing Method with Congestion Relaxation by Slant Lines Kyosuke Shinoda (Tokyo Tech), Yukihide Kohira (UoA), Atsushi Takahashi (Osaka Univ.)
(21) 13:50-14:10 Measured Data Evaluations for Both Behaviors of MOSFET and Lateral BJT Based on High Breakdown Voltage SOI-CMOS Process using Asymmetric LDD structure Takashi Hamahata (Kinki Univ.), Toshiaki Koike-Akino (Harvard Univ.), Toshiro Akino, T. Goji Etoh (Kinki Univ.)
(22) 14:10-14:30 Fault tolerance of a dynamic optically reconfigurable gate array using a non-volatile volume holographic memory Takayuki Mabuchi (Shizuoka Univ.), Kenji Miyashiro (Takamatsu National College of Tech.), Minoru Watanabe (Shizuoka Univ.), Akifumi Ogiwara (KOBE CITY COLLEGE OF TECH.)
(23) 14:30-14:50 Optical Reconfiguration using a Digital Micromirror Device Hironobu Morita, Minoru Watanabe (Shizuoka Univ.)

Announcement for Speakers
General TalkEach speech will have 15 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address Hiroshi YAMAZAKI (Fujitsu Laboratories Ltd.)
TEL +81-44-754-2690
E-: si 
VLD Technical Committee on VLSI Design Technologies (VLD)   [Latest Schedule]
Contact Address Nozomu Togawa (Waseda Univ.)
E-: n
Tel: +81-3-5286-3908, Fax: +81-3-3208-7439 
Announcement See also VLD's homepage:
http://www.ieice.org/~vld/
SIP Technical Committee on Signal Processing (SIP)   [Latest Schedule]
Contact Address Toshihisa Tanaka (Tokyo University of Agriculture and Technology)
TEL +81-42-388-7439, FAX +81-42-388-7439
E-: tanakat [at] cc.tuat.ac.jp 


Last modified: 2009-06-11 10:55:59


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 

[On-Site Price List of Paper Version of Proceedings (Technical Report)] (in Japanese)
 
[Presentation and Participation FAQ] (in Japanese)
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Return to CAS Schedule Page]   /   [Return to VLD Schedule Page]   /   [Return to SIP Schedule Page]   /  
 
 Go Top  Go Back   Prev CAS Conf / Next CAS Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan