IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev RECONF Conf / Next RECONF Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on Reconfigurable Systems (RECONF)
Chair: Moritoshi Yasunaga (Univ. of Tsukuba) Vice Chair: Shorin Kyo (Renesas), Minoru Watanabe (Shizuoka Univ.)
Secretary: Nobuya Watanabe (Okayama Univ.), Yutaka Yamada (Toshiba)
Assistant: Yoshiki Yamaguchi (Univ. of Tsukuba)

DATE:
Mon, May 20, 2013 14:00 - 18:05
Tue, May 21, 2013 09:00 - 16:00

PLACE:
Kochi Prefectural Culture Hall(3-3-30 Honmachi, Kochi, Kochi, 780-0870, Japan. http://www.kochi-bunkazaidan.or.jp/~hall/access.html. Yukio Mitsuyama. 088-824-5321(Hall))

TOPICS:
Reconfigurable Systems, etc.

----------------------------------------
Mon, May 20 PM Invited Keynote (14:00 - 15:00)
Chair: Moritoshi Yasunaga
----------------------------------------

(1) 14:00 - 15:00
[Keynote Address]
Challenging Connect6 Hardware Design Competitions
Kentaro Sano (Tohoku Univ.)

----------------------------------------
Mon, May 20 PM (15:00 - 16:15)
----------------------------------------

(2) 15:00 - 15:25
An FPGA Implementation of the Progressive Tree Neighborhood Algorithm
-- Phylogenetic Tree Reconstruction with Maximum Parsimony --
Henry Block, Tsutomu Maruyama (Univ. of Tsukuba)

(3) 15:25 - 15:50
Implementation and Evaluation of Data Compression Hardware for Bandwidth Enhancement of Multiple Data Streams
Tomohiro Ueno, Yoshiaki Kono, Kentaro Sano, Satoru Yamamoto (Tohoku Univ.)

(4) 15:50 - 16:15
FPGA Acceleration of Short Read Mapping
Yoko Sogabe, Tsutomu Maruyama (Univ. of Tsukuba)

----- Break ( 10 min. ) -----

----------------------------------------
Mon, May 20 PM Reconfigurable Architecture (16:25 - 18:05)
----------------------------------------

(5) 16:25 - 16:50
Speed-up of Dynamically Reconfigurable Processor Array
Toru Katagiri, Hideharu Amano (Keio Univ.)

(6) 16:50 - 17:15
Proposal of a Dependable Fine-grained Reconfigurable Device with ECC Technology
Yuki Yoshida, Kentaro Takaki, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.), Kenichi Shimomai, Takashi Ishiguro (TAIYO YUDEN)

(7) 17:15 - 17:40
An optically reconfigurable gate array using a temperature dependable holographic memory
Retsu Moriwaki, Minoru Watanabe (Shizuoka Univ.), Akifumi Ogiwara (Kobe City College of Tech.)

(8) 17:40 - 18:05
Flexible reliability mixed-grained reconfigurable architecture supporting behavioral synthesis
Hiroaki Konoura, Dawood Alnajjar (Osaka Univ.), Yukio Mitsuyama (Kochi Univ. Tech.), Hiroyuki Ochi (Ritsumeikan Univ.), Takashi Imagawa (Kyoto Univ.), Shinichi Noda, Kazutoshi Wakabayashi (NEC), Masanori Hashimoto, Takao Onoye (Osaka Univ.)

----------------------------------------
Tue, May 21 AM Invited Keynote (09:00 - 10:00)
Chair: Tetsuo Hironaka
----------------------------------------

(9) 09:00 - 10:00
[Invited Talk]
A Challenge of Acceleration of DA Algorithm by Parallel Processing
Michiaki Muraoka (Kochi Univ.)

----- Break ( 10 min. ) -----

----------------------------------------
Tue, May 21 AM (10:10 - 11:50)
Chair: Kazuya Tanigawa
----------------------------------------

(10) 10:10 - 10:35
Design and Evaluation of FPGA-based ASIC Emulator using High-speed Serial Communication
Takashige Uda, Morihiro Kuga, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.)

(11) 10:35 - 11:00
Implementation of Speculative Gather System for CMA
Rie Uno, Nobuaki Ozaki, Mai Izawa, Akihito Tsusaka, Takaaki Miyajima, Hideharu Amano (Keio Univ.)

(12) 11:00 - 11:25
Performance model evaluation for 3-D stencil computation using a high-level synthesis tool
Keisuke Dohi, Yoshihiro Nakamura, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ.)

(13) 11:25 - 11:50
A defect-robust FPGA-IP core architecture
Motoki Amagasaki, Kazuki Inoue, Qian Zhao, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.)

----- Lunch ( 90 min. ) -----

----------------------------------------
Tue, May 21 PM (13:20 - 14:35)
Chair: Nobuya WATANABE
----------------------------------------

(14) 13:20 - 13:45
Video based real-time feature extraction and abnormal action detection on an FPGA
Kaoru Hamasaki, Keisuke Dohi, Yuichiro Shibata, Kiyoshi Oguri (Nagasaki Univ)

(15) 13:45 - 14:10
FAST COMPUTATION OF THE OPTICAL FLOW USING FPGA
Yu Tanabe, Tsutomu Maruyama (Univ. of Tsukuba)

(16) 14:10 - 14:35
An FPGA-based Sound Synthesizer and its GUI
Suguru Ochiai, Yoshiki Yamaguchi, Yuetsu Kodama (Univ. of Tsukuba)

----- Break ( 10 min. ) -----

----------------------------------------
Tue, May 21 PM (14:45 - 16:00)
Chair: Yukio Mitsuyama
----------------------------------------

(17) 14:45 - 15:10
Performance Evaluation of Physical Unclonable FUnctions on Kintex-7 FPGA
Yohei Hori, Toshihiro Katashita, Kazukuni Kobara (AIST)

(18) 15:10 - 15:35
Study of Runtime Binary Acceleration on TCA node
Takaaki Miyajima, Takuya Kuhara (Keio Univ.), Toshihiro Hanawa (Univ. of Tsukuba), David Thomas (Imperial College), Hideharu Amano (Keio Univ.)

(19) 15:35 - 16:00
The 3-D fluid computation on an FPGA system
Kenta Fujinami, Yoshiki Yamaguchi, Yuetsu Kodama (Univ. of Tsukuba)

# Information for speakers
General Talk will have 20 minutes for presentation and 5 minutes for discussion.


=== Technical Committee on Reconfigurable Systems (RECONF) ===

# SECRETARY:
Yoshiki YAMAGUCHI
University of Tsukuba, Japan
E-mail: conf201305lilaba
TEL: 029-853-5760
FAX: 029-853-5760


Last modified: 2013-06-11 20:07:31


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to RECONF Schedule Page]   /  
 
 Go Top  Go Back   Prev RECONF Conf / Next RECONF Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan