| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | Prev SCE Conf / Next SCE Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Superconductive Electronics (SCE) Chair: Mutsuo Hidaka (ISTEC) Secretary: Hiroyuki Shibata (NTT), Takahiro Yamada (AIST) Assistant: Hiroyuki Akaike (Nagoya Univ.) DATE: Wed, Oct 12, 2011 13:00 - 16:05 PLACE: Kikaishinkou-kaikan(3-5-8, Shibakouen, Minato-ku, Tokyo, 105-0011 Japan.10 minutes walk from Kamiya-cho station of Metro Hibiya-line. https://www.ieice.org/jpn/about/syozai.html. NTT Hiroyuki Shibata. +81-46-240-3150) TOPICS: Fundamental Technologies for Superconducting Electronics, etc. ---------------------------------------- Wed, Oct 12 PM (13:00 - 14:40) ---------------------------------------- (1) 13:00 - 13:25 Origin of dark count in superconducting nanowire single-photon detectors Taro Yamashita, Shigehito Miki, Kazumasa Makise, Wei Qiu, Hirotaka Terai, Mikio Fujiwara, Masahide Sasaki, Zhen Wang (NICT) (2) 13:25 - 13:50 Capacitance measurements of sub-micron Al junctions using SQUID resonance Kento Kikuchi, Masataka Moriya, Hiroshi Shimada, Yoshinao Mizugaki (UEC Tokyo) (3) 13:50 - 14:15 Response of SQUID inductance to magnetic nanoparticle films Shun Yano, Takayuki Okumura, Hiroyuki Akaike, Akira Fujimaki (Nagoya Univ.) (4) 14:15 - 14:40 Improvement in electrical characteristics of NbN tunnel junctions with plasma-nitrided AlNx barriers Tatsunori Funai, Naoto Naito, Hiroyuki Akaike, Akira Fujimaki (Nagoya Univ.) ---------------------------------------- Wed, Oct 12 PM (14:50 - 16:05) ---------------------------------------- (5) 14:50 - 15:15 Development of AC programmable Josephson voltage standard Michitaka Maruyama, Chiharu Urano, Takahiro Yamada, Hirotake Yamamori, Nobu-hisa Kaneko (AIST) (6) 15:15 - 15:40 Examination of Cryogenic CMOS Amplifiers for Josephson-CMOS Hybrid Memories Hyunjoo Jin, Keita Kuwabara, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.) (7) 15:40 - 16:05 Development of Nb multi-layer Advanced Fabrication Process for Large-scale SFQ Circuits Shuichi Nagasawa, Kenji Hinode, Tetsuro Satoh, Mutsuo Hidaka (ISTEC-SRL), Akira Fujimaki, Hiroyuki Akaike (Nagoya Uni.), Nobuyuki Yoshikawa (Yohohama National Uni.), Kazuyoshi Takagi, Naofumi Takagi (Kyoto Uni.) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. === Technical Committee on Superconductive Electronics (SCE) === # FUTURE SCHEDULE: Thu, Jan 26, 2012: Kikai-Shinko-Kaikan Bldg. B3-2 [Wed, Nov 9], Topics: Superconducting sensing technologies and their applications, etc. # SECRETARY: Hiroyuki Shibata (NTT) TEL: +81-46-240-3150, FAX: +81-46-240-4726 email:  ba  h    Last modified: 2011-08-23 11:38:35 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to SCE Schedule Page] /
| Go Top | Go Back | Prev SCE Conf / Next SCE Conf | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]