| IEICE Technical Committee Submission System Advance Program |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
|
=============================================== Technical Committee on Hardware Security (HWS) Chair: Yasuhisa Shimazaki (Renesas Electronics) Vice Chair: Makoto Nagata (Kobe Univ.), Daisuke Suzuki (Mitsubishi Electric) Secretary: Junko Takahashi (NTT), Daisuke Fujimotoi (NAIST) =============================================== Technical Committee on Integrated Circuits and Devices (ICD) Chair: Masafumi Takahashi (Kioxia) Vice Chair: Makoto Ikeda (Univ. of Tokyo) Secretary: Tetsuya Hirose (Osaka Univ.), Koji Nii (TSMC) Assistant: Kosuke Miyaji (Shinshu Univ.), Yoshiaki Yoshihara (キオクシア), Takeshi Kuboki (Kyushu Univ.) DATE: Tue, Oct 19, 2021 09:50 - 16:40 PLACE: On-line TOPICS: Hardware Security, etc. (1) 09:50 - 10:00 ---------------------------------------- Tue, Oct 19 AM HWS(1): Side-Channel Analysis and Fault Analysis (10:00 - 11:15) ---------------------------------------- (2) 10:00 - 10:25 Evaluations of tamper resistance by Wave-FF for Power Analysis Attack on AES Tomoaki Ukezono (Fukuoka Univ.) (3) 10:25 - 10:50 A Deep-Learning Based Single-Trace Side-Channel Attack on Tamper-Resistant CRT-RSA Software Kotaro Saito, Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) (4) 10:50 - 11:15 Study on Fault Injection into Cryptographic Modules Using Continuous Sinusoidal Waves with Controlled Frequency, Amplitude and Phase Hikaru Nishiyama, Daisuke Fujimoto, Youngwoo Kim, Yuichi Hayashi (NAIST) ---------------------------------------- Tue, Oct 19 AM ICD: Power Noise Simulation and True Random Number Generator (11:15 - 12:05) ---------------------------------------- (5) 11:15 - 11:40 High-Efficiency simulation method for evaluating power noise and side-channel leakage in crypto modules Kazuki Monta, Takuji Miki, Makoto Nagata (Kobe Univ.) (6) 11:40 - 12:05 Robustness Improvement by XORing Multiple Entropy Sources for True Random Number Generator -- Stochastic Calculations of Mismatch-to-Noise Ratio -- Ruilin Zhang, Hirofumi Shinohara (Waseda Univ.) ----- Break ( 85 min. ) ----- ---------------------------------------- Tue, Oct 19 PM HWS（2）：Hardware implementations and Hardware Trojan (13:30 - 14:45) ---------------------------------------- (7) 13:30 - 13:55 Design of NTT Hardware Based on K-RED for Lattice-Based Cryptography Yuma Itabashi, Rei Ueno, Naofumi Homma (Tohoku Univ.) (8) 13:55 - 14:20 Attribute-based Encryption for File Encryption Application Anawin Opasatian, Makoto Ikeda (The University of Tokyo) (9) 14:20 - 14:45 Fundamental Study on Hardware Trojan Detection on Cable Using On-chip Sensor Yo Nishitoba, Shugo Kaji (NAIST), Masahiro Kinugawa (Fukuchiyama Univ.), Daisuke Fujimoto, Yuichi Hayshi (NAIST) ----- Break ( 15 min. ) ----- ---------------------------------------- Tue, Oct 19 PM HWS（3）：Hardware Chip/System Security and Security Evaluations (15:00 - 16:40) ---------------------------------------- (10) 15:00 - 15:25 A Survey on Security Requirements in System-on-Chip(SoC) Yasuyuki Kawanishi, Hirotaka Yoshida (AIST) (11) 15:25 - 15:50 Fundamental Study on Individual Identification of Printed Circuit Boards Using Capacitance Sensors Ayaki Tachikake, Shugo Kaji, Daisuke Fujitomo, Yu-ichi Hayashi (NAIST) (12) 15:50 - 16:15 Design and implementation of a sophisticated control system for an air-conditioner with sensors Mengfang Duan, Daichi Hattori, Takuya Kusaka, Yasuyuki Nogami (Okayana Univ.) (13) 16:15 - 16:40 Security evaluatuion of pairing-based cryptography against Special extended Number Field Sieve method Saito Kikuoka, Makoto Ikeda (Tokyo Univ.) # Information for speakers General Talk will have 20 minutes for presentation and 5 minutes for discussion. # CONFERENCE SPONSORS: - This conference is co-sponsored by IEEE SSCS Japan Chapter and IEEE SSCS Kansai Chapter. === Technical Committee on Hardware Security (HWS) === # FUTURE SCHEDULE: Fri, Dec 10, 2021: Mitsubishi Electric + Online , Topics: Hardware Security Forum 2020 # SECRETARY: Junko Takahashi(NTT), Daisuke Fujimoto(NAIST) E-mail:hws-  c   === Technical Committee on Integrated Circuits and Devices (ICD) === # FUTURE SCHEDULE: Wed, Dec 1, 2021 - Thu, Dec 2, 2021: Online [Fri, Sep 3], Topics: Design Gaia 2021 -New Field of VLSI Design- Sat, Dec 18, 2021 - Mon, Dec 20, 2021: Nobumoto Ohama Memorial Hall, Ishigaki, Okinawa [Fri, Dec 3], Topics: Workshop for student and young researchers # SECRETARY: Yoshiaki Yoshihara (Kioxia) E-mail:   a    oxia Last modified: 2021-10-08 10:45:51 |
Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]
[Presentation and Participation FAQ] (in Japanese)
[Return to HWS Schedule Page] / [Return to ICD Schedule Page] /
| Go Top | Go Back | / | [HTML] / [HTML(simple)] / [TEXT] | [Japanese] / [English] |
[Return to Top Page]