IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2021-11-19 12:35
FPGA Architecture for Reservoir Computing with time-division input interfaces and online learning systems
Kose Yoshida, Yuki Abe (Hokkaido Univ.), Megumi Akai-Kasaya (Hokkaido Univ./Osaka Univ.), Tetsuya Asai (Hokkaido Univ.) CCS2021-29
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper we present an FPGA architecture for reservoir computing using a ring-type reservoir with time-division I/O and FORCE learning, an online learning algorithm.
For the reservoir, the number of inputs and outputs and the number of arithmetic units for the activation function are greatly reduced by using the time-division multiplexing method to make the architecture smaller.
In addition, the FORCE learning algorithm was adopted for the learning part to enable online and lightweight learning.
Through these considerations, we have achieved a lightweight architecture as a whole, and have been able to implement 400-node reservoir computing from input to output on a single FPGA.
Keyword (in Japanese) (See Japanese page) 
(in English) reservoirs computing / FPGA / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 121, no. 253, CCS2021-29, pp. 67-72, Nov. 2021.
Paper # CCS2021-29 
Date of Issue 2021-11-11 (CCS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CCS2021-29

Conference Information
Committee CCS  
Conference Date 2021-11-18 - 2021-11-19 
Place (in Japanese) (See Japanese page) 
Place (in English) Osaka Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CCS 
Conference Code 2021-11-CCS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) FPGA Architecture for Reservoir Computing with time-division input interfaces and online learning systems 
Sub Title (in English)  
Keyword(1) reservoirs computing  
Keyword(2) FPGA  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kose Yoshida  
1st Author's Affiliation Hokkaido University (Hokkaido Univ.)
2nd Author's Name Yuki Abe  
2nd Author's Affiliation Hokkaido University (Hokkaido Univ.)
3rd Author's Name Megumi Akai-Kasaya  
3rd Author's Affiliation Hokkaido University/Osaka University (Hokkaido Univ./Osaka Univ.)
4th Author's Name Tetsuya Asai  
4th Author's Affiliation Hokkaido University (Hokkaido Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2021-11-19 12:35:00 
Presentation Time 25 minutes 
Registration for CCS 
Paper # CCS2021-29 
Volume (vol) vol.121 
Number (no) no.253 
Page pp.67-72 
#Pages
Date of Issue 2021-11-11 (CCS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan