IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2021-03-04 14:10
Hardware Implementation of Object Recognition Neural Network using Depth Images
Yuma Yoshimoto (Kyutech/JSPS Research Fellow), Hakaru Tamukoh (Kyutech/Research Center for Neuromorphic AI Hardware) SIS2020-47
Abstract (in Japanese) (See Japanese page) 
(in English) In this study, we propose an object recognition neural network using depth images, implemented on an FPGA for service robots. The proposed method achieves 4.7 points higher accuracy than Binarized VGG-16, which is one of the hardware-oriented convolutional neural networks. The network implemented on the FPGA is about 4.7 times faster than the network implemented on a CPU and about 1.9 times faster than the network implemented on a GPU. Also, the network is about 20 times more power-efficient than the network implemented on a CPU and about 8 times more power-efficient than the network implemented on a GPU.
Keyword (in Japanese) (See Japanese page) 
(in English) Object Recognition / FPGA / CNN / Depth Images / / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 415, SIS2020-47, pp. 67-70, March 2021.
Paper # SIS2020-47 
Date of Issue 2021-02-25 (SIS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SIS2020-47

Conference Information
Committee SIS  
Conference Date 2021-03-04 - 2021-03-05 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Soft Computing, etc. 
Paper Information
Registration To SIS 
Conference Code 2021-03-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hardware Implementation of Object Recognition Neural Network using Depth Images 
Sub Title (in English)  
Keyword(1) Object Recognition  
Keyword(2) FPGA  
Keyword(3) CNN  
Keyword(4) Depth Images  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuma Yoshimoto  
1st Author's Affiliation Kyushu Institute of Technology/Research Fellow of Japan Society for the Promotion of Science (Kyutech/JSPS Research Fellow)
2nd Author's Name Hakaru Tamukoh  
2nd Author's Affiliation Kyushu Institute of Technology/Research Center for Neuromorphic AI Hardware (Kyutech/Research Center for Neuromorphic AI Hardware)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2021-03-04 14:10:00 
Presentation Time 20 minutes 
Registration for SIS 
Paper # SIS2020-47 
Volume (vol) vol.120 
Number (no) no.415 
Page pp.67-70 
#Pages
Date of Issue 2021-02-25 (SIS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan