Paper Abstract and Keywords |
Presentation |
2020-10-22 10:50
High capacitance density high breakdown voltage textured deep trench SiN capacitors toward 3D integration Koga Saito, Ayano Yoshida, Rihito Kuroda (Tohoku Univ.), Hiroshi Shibata, Taku Shibaguchi, Naoya kuriyama (LAPIS Semiconductor Miyagi), Shigetoshi Sugawa (Tohoku Univ.) SDM2020-15 Link to ES Tech. Rep. Archives: SDM2020-15 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
High capacitance density and High breakdown voltage textured deep trench SiN capacitors are presented. The developed capacitors achieved over 230fF/μm^2 capacitance density, 9.0V breakdown voltage and low leakage current. The capacitor has a structure that can be utilized for various compact electronic systems by using 3D integration technologies. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
Capacitor / High capacitance / High breakdown voltage / SiN / Textured deep trench / 3D integration / / |
Reference Info. |
IEICE Tech. Rep., vol. 120, no. 205, SDM2020-15, pp. 7-11, Oct. 2020. |
Paper # |
SDM2020-15 |
Date of Issue |
2020-10-15 (SDM) |
ISSN |
Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
SDM2020-15 Link to ES Tech. Rep. Archives: SDM2020-15 |
|