IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-02-27 11:45
Detecting Resistive-Open Defects of Power TSVs in 3D-ICs
Koutaro Hachiya (Teikyo Heisei Univ.), Atsushi Kurokawa (Hirosaki Univ.) CAS2019-104 CS2019-104
Abstract (in Japanese) (See Japanese page) 
(in English) A method is proposed which detects resistive-open defects of power TSVs in PDNs by measuring resistance between power micro-bumps.
Utilizing the monotonically increasing property of the measured resistance between power micro-bumps when the resistance of TSV under test increases,
the method defines the minimum defective resistance $R_{¥it min}$ of TSVs and uses it as the resistance of defective TSV in statistical fault simulations.
Simulation results of a 3D-IC example with two dies show that the proposed method can detect resistive opens although defect coverage is decreased when $R_{¥it min}$ is decreased.
Keyword (in Japanese) (See Japanese page) 
(in English) 3D-IC / TSV / testing power distribution network / resistive open defect / / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 423, CAS2019-104, pp. 37-41, Feb. 2020.
Paper # CAS2019-104 
Date of Issue 2020-02-20 (CAS, CS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2019-104 CS2019-104

Conference Information
Committee CS CAS  
Conference Date 2020-02-27 - 2020-02-28 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Network processor, Signal processing and circuits for communications, Wireless LAN / PAN, etc. 
Paper Information
Registration To CAS 
Conference Code 2020-02-CS-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Detecting Resistive-Open Defects of Power TSVs in 3D-ICs 
Sub Title (in English)  
Keyword(1) 3D-IC  
Keyword(2) TSV  
Keyword(3) testing power distribution network  
Keyword(4) resistive open defect  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Koutaro Hachiya  
1st Author's Affiliation Teikyo Heisei University (Teikyo Heisei Univ.)
2nd Author's Name Atsushi Kurokawa  
2nd Author's Affiliation Hirosaki University (Hirosaki Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2020-02-27 11:45:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2019-104, CS2019-104 
Volume (vol) vol.119 
Number (no) no.423(CAS), no.424(CS) 
Page pp.37-41 
#Pages
Date of Issue 2020-02-20 (CAS, CS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan