IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-02-26 12:25
Glitch PUF utilizing Unrolled Architecture and its Evaluation
Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) DC2019-91
Abstract (in Japanese) (See Japanese page) 
(in English) The physically unclonable functions (PUFs) have attracted attention as technologies for authentication of large scale integration (LSI). Several PUFs have been proposed, and the glitch PUF has good PUF performances and high security against illegal attacks. Previous studies utilize an S-BOX circuit of AES encryption for glitch PUF; however, the glitch PUF using other circuits than AES has not been reported. Therefore, this study proposes a new glitch PUF using a lightweight cipher, which can be used in IoT devices with strict implementation constraints, in order to enhance the security of IoT system in the future. The proposed PUF utilizes a low-latency lightweight cipher PRINCE which can encrypt data with 1 clock. Experiments implemented the proposed PUF into a field programmable gate array (FPGA) and evaluated uniformity, steadiness, diffuseness, and uniqueness. Experimental results clarified that the proposed PUF had good performances in each indicator.
Keyword (in Japanese) (See Japanese page) 
(in English) PUF / Glitch PUF / Lightweight Cipher / PRINCE / Hardware Security / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 420, DC2019-91, pp. 31-36, Feb. 2020.
Paper # DC2019-91 
Date of Issue 2020-02-19 (DC) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2019-91

Conference Information
Committee DC  
Conference Date 2020-02-26 - 2020-02-26 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2020-02-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Glitch PUF utilizing Unrolled Architecture and its Evaluation 
Sub Title (in English)  
Keyword(1) PUF  
Keyword(2) Glitch PUF  
Keyword(3) Lightweight Cipher  
Keyword(4) PRINCE  
Keyword(5) Hardware Security  
1st Author's Name Yusuke Nozaki  
1st Author's Affiliation Meijo University (Meijo Univ.)
2nd Author's Name Masaya Yoshikawa  
2nd Author's Affiliation Meijo University (Meijo Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2020-02-26 12:25:00 
Presentation Time 25 
Registration for DC 
Paper # IEICE-DC2019-91 
Volume (vol) IEICE-119 
Number (no) no.420 
Page pp.31-36 
#Pages IEICE-6 
Date of Issue IEICE-DC-2020-02-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan