IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2020-01-24 13:10
Optimization of CMOS operational amplifier using MOGA
Hitoshi Kubo (Shizuoka Univ.), Hiroshi Ninomiya (Shonan Inst. of Tech.), Hideki Asai (Shizuoka Univ.) NLP2019-93
Abstract (in Japanese) (See Japanese page) 
(in English) Multi-Objective Genetic Algorithm (MOGA) is an extended version of Genetic Algorithm (GA) for problems with multiple objective functions. Operational amplifier design is one of the multi-objective optimization problems that have a trade-off relationship between some performances. In this study, the transistor size, compensation capacitor and bias current of CMOS operational amplifier were optimized by MOGA. The algorithm used is NSGA-II, a Pareto front-based MOGA. LTspice is used for evaluation. From the experimental results, it was possible to obtain a parameter set satisfying the target performance by NSGA-II. It also shows that the same method can be used for other circuits.
Keyword (in Japanese) (See Japanese page) 
(in English) Analog circuit / NSGA-II / CMOS operational amplifier / CAD / Optimization / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 381, NLP2019-93, pp. 45-48, Jan. 2020.
Paper # NLP2019-93 
Date of Issue 2020-01-16 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2019-93

Conference Information
Committee NLP NC  
Conference Date 2020-01-23 - 2020-01-25 
Place (in Japanese) (See Japanese page) 
Place (in English) Miyakojima Marine Terminal 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2020-01-NLP-NC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Optimization of CMOS operational amplifier using MOGA 
Sub Title (in English)  
Keyword(1) Analog circuit  
Keyword(2) NSGA-II  
Keyword(3) CMOS operational amplifier  
Keyword(4) CAD  
Keyword(5) Optimization  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hitoshi Kubo  
1st Author's Affiliation Shizuoka University (Shizuoka Univ.)
2nd Author's Name Hiroshi Ninomiya  
2nd Author's Affiliation Shonan Institute of Technology (Shonan Inst. of Tech.)
3rd Author's Name Hideki Asai  
3rd Author's Affiliation Shizuoka University (Shizuoka Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2020-01-24 13:10:00 
Presentation Time 20 minutes 
Registration for NLP 
Paper # NLP2019-93 
Volume (vol) vol.119 
Number (no) no.381 
Page pp.45-48 
#Pages
Date of Issue 2020-01-16 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan