| IEICE Technical Committee Submission System Conference Paper's Information |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top Page | Go Previous | [Japanese] / [English] |
| Paper Abstract and Keywords | ||
| Presentation | 2020-01-17 13:15 [Poster Presentation] Methodology for Automating Data Feedback Circuit Synthesis for a 4- bit Counter in Adiabatic Quantum-Flux-Parametron Logic Ro Saito (YNU), Christopher L. Ayala, Olivia Chen (YNU IAS), Tomoyuki Tanaka, Tomohiro Tamura, Nobuyuki Yoshikawa (YNU)  SCE2019-58 Link to ES Tech. Rep. Archives: SCE2019-58 |
|
| Abstract | (in Japanese) | (See Japanese page) |
| (in English) | Adiabatic quantum-flux-parametron (AQFP) logic is one kind of superconducting logic family spotlighted as a technological foundation for developing extremely low-energy computers. Although AQFP circuits have the advantage of energy consumption, it was not possible to directly apply CMOS EDA tools for generating AQFP circuits due to fundamental circuit structure differences. We have been developing a top-down tool for AQFP circuits to solve this problem. A recent study demonstrated that the developed top-down tool can generate combinational logic circuits automatically. As a next step, we plan to include data feedback loops into the top-down methodology. We show a systematic approach to synchronize the clocks of gates while considering the structural differences of CMOS and AQFP. Each AQFP gate is driven by a quad-phase clock, and signal transmission occurs between gates at every clock phase. The clock phase for each gate is determined by its depth relative to the entire circuit. It is found that the re-timing of a 4-bit counter is possible by finding a maximum delay path and equalizing all paths to the critical delay. A control signal `enable' behaves like the external system clock in CMOS and its activation interval depends on the critical delay. |
|
| Keyword | (in Japanese) | (See Japanese page) |
| (in English) | Logic synthesis / sequential circuit / Topdown / QFPL / / / / | |
| Reference Info. | IEICE Tech. Rep., vol. 119, no. 369, SCE2019-58, pp. 117-119, Jan. 2020. | |
| Paper # | SCE2019-58 | |
| Date of Issue | 2020-01-09 (SCE) | |
| ISSN | Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 | |
| Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
| Download PDF | SCE2019-58 Link to ES Tech. Rep. Archives: SCE2019-58 |
|
| Conference Information | |
| Committee | SCE |
| Conference Date | 2020-01-16 - 2020-01-17 |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Paper Information | |
| Registration To | SCE |
| Conference Code | 2020-01-SCE |
| Language | English |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Methodology for Automating Data Feedback Circuit Synthesis for a 4- bit Counter in Adiabatic Quantum-Flux-Parametron Logic |
| Sub Title (in English) | |
| Keyword(1) | Logic synthesis |
| Keyword(2) | sequential circuit |
| Keyword(3) | Topdown |
| Keyword(4) | QFPL |
| Keyword(5) | |
| Keyword(6) | |
| Keyword(7) | |
| Keyword(8) | |
| 1st Author's Name | Ro Saito |
| 1st Author's Affiliation | Electrical and Computer Engineering, Yokohama National University (YNU) |
| 2nd Author's Name | Christopher L. Ayala |
| 2nd Author's Affiliation | Institute of Advanced Sciences, Yokohama National University (YNU IAS) |
| 3rd Author's Name | Olivia Chen |
| 3rd Author's Affiliation | Institute of Advanced Sciences, Yokohama National University (YNU IAS) |
| 4th Author's Name | Tomoyuki Tanaka |
| 4th Author's Affiliation | Electrical and Computer Engineering, Yokohama National University (YNU) |
| 5th Author's Name | Tomohiro Tamura |
| 5th Author's Affiliation | Electrical and Computer Engineering, Yokohama National University (YNU) |
| 6th Author's Name | Nobuyuki Yoshikawa |
| 6th Author's Affiliation | Electrical and Computer Engineering, Yokohama National University (YNU) |
| 7th Author's Name | |
| 7th Author's Affiliation | () |
| 8th Author's Name | |
| 8th Author's Affiliation | () |
| 9th Author's Name | |
| 9th Author's Affiliation | () |
| 10th Author's Name | |
| 10th Author's Affiliation | () |
| 11th Author's Name | |
| 11th Author's Affiliation | () |
| 12th Author's Name | |
| 12th Author's Affiliation | () |
| 13th Author's Name | |
| 13th Author's Affiliation | () |
| 14th Author's Name | |
| 14th Author's Affiliation | () |
| 15th Author's Name | |
| 15th Author's Affiliation | () |
| 16th Author's Name | |
| 16th Author's Affiliation | () |
| 17th Author's Name | |
| 17th Author's Affiliation | () |
| 18th Author's Name | |
| 18th Author's Affiliation | () |
| Speaker | Author-1 |
| Date Time | 2020-01-17 13:15:00 |
| Presentation Time | 135 minutes |
| Registration for | SCE |
| Paper # | SCE2019-58 |
| Volume (vol) | vol.119 |
| Number (no) | no.369 |
| Page | pp.117-119 |
| #Pages | 3 |
| Date of Issue | 2020-01-09 (SCE) |
[Return to Top Page]