IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-10-10 10:50
Study of method to evaluate energy dissipation of arbitrary adiabatic quantum-flux-parametron logic gates
Taiki Yamae, Naoki Takeuchi, Nobuyuki Yoshikawa (Yokohama Natl. Univ.) SCE2019-28 Link to ES Tech. Rep. Archives: SCE2019-28
Abstract (in Japanese) (See Japanese page) 
(in English) Adiabatic quantum-flux-parametron (AQFP) logic is an energy-efficient superconductor logic. It operates with zero static power dissipation and very low dynamic power dissipation owing to adiabatic switching. In previous numerical studies, we have evaluated the energy dissipation of basic AQFP logic gates and demonstrated sub-kBT switching energy, where kB is Boltzmann’s constant and T is the temperature, by integrating the product of the excitation current and voltage associated with the gates over time. However, this method is not applicable to complex logic gates, especially those in which the number of inputs is different from the number of outputs. In the present study, we establish a systematic method to evaluate the energy dissipation of general AQFP logic gates. In the proposed method, the energy dissipation is calculated by subtracting the energy dissipation of the peripheral circuits from that of the entire circuit. In this way, the energy change due to the interaction between gates, which makes it difficult to evaluate the energy dissipation, can be deducted. We evaluate the energy dissipation of a MAJ gate using this method.
Keyword (in Japanese) (See Japanese page) 
(in English) superconducting integrated circuit / adiabatic quantum-flux-parametron (AQFP) / energy dissipation / adiabatic logic circuit / / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 219, SCE2019-28, pp. 31-36, Oct. 2019.
Paper # SCE2019-28 
Date of Issue 2019-10-02 (SCE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2019-28 Link to ES Tech. Rep. Archives: SCE2019-28

Conference Information
Committee SCE  
Conference Date 2019-10-09 - 2019-10-10 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SCE 
Conference Code 2019-10-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Study of method to evaluate energy dissipation of arbitrary adiabatic quantum-flux-parametron logic gates 
Sub Title (in English)  
Keyword(1) superconducting integrated circuit  
Keyword(2) adiabatic quantum-flux-parametron (AQFP)  
Keyword(3) energy dissipation  
Keyword(4) adiabatic logic circuit  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Taiki Yamae  
1st Author's Affiliation Yokohama National University (Yokohama Natl. Univ.)
2nd Author's Name Naoki Takeuchi  
2nd Author's Affiliation Yokohama National University (Yokohama Natl. Univ.)
3rd Author's Name Nobuyuki Yoshikawa  
3rd Author's Affiliation Yokohama National University (Yokohama Natl. Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-10-10 10:50:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2019-28 
Volume (vol) vol.119 
Number (no) no.219 
Page pp.31-36 
#Pages
Date of Issue 2019-10-02 (SCE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan