IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-05-20 16:10
Sequential minimal optimization for quantum-classical hybrid algorithms
Ken M. Nakanishi (The Univ. of Tokyo), Keisuke Fujii (Osaka Univ.), Synge Todo (The Univ. of Tokyo)
Abstract (in Japanese) (See Japanese page) 
(in English) We propose a sequential minimal optimization method for quantum-classical hybrid algorithms, which converges faster, is robust against statistical error, and is hyperparameter-free. Specifically, the optimization problem of the parameterized quantum circuits is divided into solvable subproblems by considering only a subset of the parameters. In fact, if we choose a single parameter, the cost function becomes a simple sine curve with period $2pi$, and hence we can exactly minimize with respect to the chosen parameter. Furthermore, even in general cases, the cost function is given by a simple sum of trigonometric functions with certain periods and hence can be minimized by using a classical computer. By repeatedly performing this procedure, we can optimize the parameterized quantum circuits so that the cost function becomes as small as possible. We perform numerical simulations and compare the proposed method with existing gradient-free and gradient-based optimization algorithms. We find that the proposed method substantially outperforms the existing optimization algorithms and converges to a solution almost independent of the initial choice of the parameters. This accelerates almost all quantum-classical hybrid algorithms readily and would be a key tool for harnessing near-term quantum devices.
Keyword (in Japanese) (See Japanese page) 
(in English) parameterized quantum circuit / NISQ / optimization method / quantum-classical hybrid algorithm / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee QIT  
Conference Date 2019-05-20 - 2019-05-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Kyushu University, Chikushi Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Quantum Information 
Paper Information
Registration To QIT 
Conference Code 2019-05-QIT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Sequential minimal optimization for quantum-classical hybrid algorithms 
Sub Title (in English)  
Keyword(1) parameterized quantum circuit  
Keyword(2) NISQ  
Keyword(3) optimization method  
Keyword(4) quantum-classical hybrid algorithm  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Ken M. Nakanishi  
1st Author's Affiliation The University of Tokyo (The Univ. of Tokyo)
2nd Author's Name Keisuke Fujii  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Synge Todo  
3rd Author's Affiliation The University of Tokyo (The Univ. of Tokyo)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-05-20 16:10:00 
Presentation Time 20 minutes 
Registration for QIT 
Paper #  
Volume (vol) vol. 
Number (no)  
Page  
#Pages  
Date of Issue  


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan