Paper Abstract and Keywords |
Presentation |
2019-05-17 11:00
[Invited Talk]
Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology (from DSD 2018) Jean-Luc Danger (Telecom ParisTech), Risa Yashiro (UEC), Tarik Graba, Yves Mathieu, Abdelmalek Si-Merabet (Telecom ParisTech), Kazuo Sakiyama (UEC), Noriyuki Miura, Makoto Nagata (Kobe University), Sylvain Guilley (Secure-IC) ISEC2019-3 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
In this talk, we introduce the paper “Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology” by Jean-Luc Danger, Risa Yashiro, Tarik Graba, Yves Mathieu, Abdelmalek Si-Merabet, Kazuo Sakiyama, Noriyuki Miura, Makoto Nagata, Sylvain Guilley, which was presented at DSD 2018 held in Prague, Czech Republic from August 29 to 31, 2018. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
PUF / TRNG / FD-SOI / analysis / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 119, no. 40, ISEC2019-3, pp. 5-5, May 2019. |
Paper # |
ISEC2019-3 |
Date of Issue |
2019-05-10 (ISEC) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
ISEC2019-3 |
|