IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-05-16 11:00
A Design of Peak Current Detector Considering Processing and Wiring Delay
Yudai Furukawa (Fukuoka Univ.), Kazuya Uetsuhara, Yuichiro Shibata (Nagasaki Univ.), Tadashi Suetsugu (Fukuoka Univ.), Fujio Kurokawa (NiAS)
Abstract (in Japanese) (See Japanese page) 
(in English) The current mode control is used to realize high stability and quick response as the control method for dc-dc converters. Especially, the peak current mode control performs such properties. In the digital control switching power supply, it is important to implement the peak current mode control reducing a bad influence of delay time included in the controller. The purpose of this paper is to discuss the design of peak current mode control with current – frequency conversion considering the processing and wiring delay, which is the cause of an incorrect action, in the Field Programmable Gate Array (FPGA). As a result, it is revealed that the timing adjustment of processed signals in FPGA brings a proper operation.
Keyword (in Japanese) (See Japanese page) 
(in English) Peak Current Mode Control / Current to Frequency Conversion / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 119, no. 32, EE2019-4, pp. 17-21, May 2019.
Paper # EE2019-4 
Date of Issue 2019-05-09 (EE) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee EE IEE-HCA  
Conference Date 2019-05-16 - 2019-05-17 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Switching power supply, New industrial and home appliance for power, others 
Paper Information
Registration To EE 
Conference Code 2019-05-EE-HCA 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Design of Peak Current Detector Considering Processing and Wiring Delay 
Sub Title (in English)  
Keyword(1) Peak Current Mode Control  
Keyword(2) Current to Frequency Conversion  
1st Author's Name Yudai Furukawa  
1st Author's Affiliation Fukuoka University (Fukuoka Univ.)
2nd Author's Name Kazuya Uetsuhara  
2nd Author's Affiliation Nagasaki University (Nagasaki Univ.)
3rd Author's Name Yuichiro Shibata  
3rd Author's Affiliation Nagasaki University (Nagasaki Univ.)
4th Author's Name Tadashi Suetsugu  
4th Author's Affiliation Fukuoka University (Fukuoka Univ.)
5th Author's Name Fujio Kurokawa  
5th Author's Affiliation Nagasaki Insutitute of Applied Science (NiAS)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2019-05-16 11:00:00 
Presentation Time 30 
Registration for EE 
Paper # IEICE-EE2019-4 
Volume (vol) IEICE-119 
Number (no) no.32 
Page pp.17-21 
#Pages IEICE-5 
Date of Issue IEICE-EE-2019-05-09 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan