IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-03-15 11:20
Architecture of Dynamic MAC using Bit-by-bit Mapping on Massively Parallel Optical Channels
Kyosuke Sugiura, Shu Sekigawa, Masaki Murakami, Satoru Okamoto, Naoaki Yamanaka (Keio Univ.) PN2018-91
Abstract (in Japanese) (See Japanese page) 
(in English) The Internet has overgrown, and the network traffic in Japan has increased dramatically. To deal with it, the transmission capacity of optical fiber has also been growing year by year. It is expected that the required transmission capacity for optical fiber will hit 1 Pb/s around 2030, which exceeds the physical limitations of single mode optical fiber (SMF); 100 Tb/s. To achieve 1 Pb/s, it is essential to handle spatially parallel optical channels over multiple multi-core / multi-mode fibers. To accommodate the MAC client signal efficiently into the optical channel, a dynamic MAC technology that maps massively parallel optical channels and MAC client signals are necessary. The goal of the dynamic MAC in this paper is to achieve optical signal parallelism of 80,000 and a stretching degree of 400, which is determined by estimated traffic volume around 2030. In order to distribute the MAC client signal up to 400 lanes, it is necessary to boost the round-robin mapper, which distributes the MAC client signal to multiple lanes. Therefore, in this paper, a round-robin distribution method consists of two layers of the MAC layer and the physical layer is proposed. Evaluation results on the scalability of the proposed method for increasing the transmission rate per optical channel are also described.
Keyword (in Japanese) (See Japanese page) 
(in English) Dynamic MAC / 100 Gb/s Ethernet / Link Aggregation / Multi Lane Distribution / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 505, PN2018-91, pp. 47-54, March 2019.
Paper # PN2018-91 
Date of Issue 2019-03-07 (PN) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Notes on Review This article is a technical report without peer review, and its polished version will be published elsewhere.
Download PDF PN2018-91

Conference Information
Committee PN  
Conference Date 2019-03-14 - 2019-03-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Miyako Island Hirara Port Terminal Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Photonic network technologies, etc. 
Paper Information
Registration To PN 
Conference Code 2019-03-PN 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Architecture of Dynamic MAC using Bit-by-bit Mapping on Massively Parallel Optical Channels 
Sub Title (in English)  
Keyword(1) Dynamic MAC  
Keyword(2) 100 Gb/s Ethernet  
Keyword(3) Link Aggregation  
Keyword(4) Multi Lane Distribution  
1st Author's Name Kyosuke Sugiura  
1st Author's Affiliation Keio University (Keio Univ.)
2nd Author's Name Shu Sekigawa  
2nd Author's Affiliation Keio University (Keio Univ.)
3rd Author's Name Masaki Murakami  
3rd Author's Affiliation Keio University (Keio Univ.)
4th Author's Name Satoru Okamoto  
4th Author's Affiliation Keio University (Keio Univ.)
5th Author's Name Naoaki Yamanaka  
5th Author's Affiliation Keio University (Keio Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2019-03-15 11:20:00 
Presentation Time 25 
Registration for PN 
Paper # IEICE-PN2018-91 
Volume (vol) IEICE-118 
Number (no) no.505 
Page pp.47-54 
#Pages IEICE-8 
Date of Issue IEICE-PN-2019-03-07 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan