IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-03-02 10:00
An ultra-light weight implementation of PRINCE-family cryptographic processor
Kohei Matsuda, Makoto Nagata, Noriyuki Miura (Kobe Univ.) VLD2018-137 HWS2018-100
Abstract (in Japanese) (See Japanese page) 
(in English) An ultra-light-weight PRINCE cryptographic processor was proposed by Miura, et al. in 2017.
In this paper, based on this design methodology, auto design flow using commercial EDA tools is developed.
By using EDA tools, a design cost can be suppressed, additionally more efficient design can be achieved.
Lightweight ciphers, MIDORI and MANTIS are designed based on proposed methodology and are evaluated operation latency and area efficiency.
This MANTIS processor improved 10% operation latency compared with full-custom PRINCE processor.
Also, auto-design PRINCE processor can be suppressed layout area of 23% compared with full-custom PRINCE core.
Keyword (in Japanese) (See Japanese page) 
(in English) Lightweight Cipher / PRINCE / MANTIS / MIDORI / Hardware Implementation / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 458, HWS2018-100, pp. 261-265, Feb. 2019.
Paper # HWS2018-100 
Date of Issue 2019-02-20 (VLD, HWS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2018-137 HWS2018-100

Conference Information
Committee HWS VLD  
Conference Date 2019-02-27 - 2019-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Ken Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To HWS 
Conference Code 2019-02-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An ultra-light weight implementation of PRINCE-family cryptographic processor 
Sub Title (in English)  
Keyword(1) Lightweight Cipher  
Keyword(2) PRINCE  
Keyword(3) MANTIS  
Keyword(4) MIDORI  
Keyword(5) Hardware Implementation  
1st Author's Name Kohei Matsuda  
1st Author's Affiliation Kobe University (Kobe Univ.)
2nd Author's Name Makoto Nagata  
2nd Author's Affiliation Kobe University (Kobe Univ.)
3rd Author's Name Noriyuki Miura  
3rd Author's Affiliation Kobe University (Kobe Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2019-03-02 10:00:00 
Presentation Time 25 
Registration for HWS 
Paper # IEICE-VLD2018-137,IEICE-HWS2018-100 
Volume (vol) IEICE-118 
Number (no) no.457(VLD), no.458(HWS) 
Page pp.261-265 
#Pages IEICE-5 
Date of Issue IEICE-VLD-2019-02-20,IEICE-HWS-2019-02-20 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan