IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-02-27 13:55
Set-Pair Routing Algorithm with Selective Pin-Pair Connections
Kano Akagi, Shimpei Sato, Atsushi Takahashi (Tokyo Tech) VLD2018-99 HWS2018-62
Abstract (in Japanese) (See Japanese page) 
(in English) We propose a set-pair routing algorithm which efficiently generates a length matched routing pattern. In our algorithm, first, a target pin-pairs set which is a set of pin-pairs expected to generate a length matched routing pattern is selected. Then, a routing pattern is generated so as to connect the target pin-pairs as much as possible. As the target pin-pairs set, a set of pin-pairs whose maximum distance is minimum and the minimum distance is maximum is selected. Pin-pairs to be connected may be different from the target pin-pairs. However, every wire is generated so as not to interfere with other connections in order to realize the target pin-pair connections as much as possible. In experiments, it is confirmed that routing patterns which are comparable to routing patterns obtained by existing method are generated in short computation time by our algorithm.
Keyword (in Japanese) (See Japanese page) 
(in English) Set-Pair Routing / Target Pin-Pair / Routing Algorithm / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 457, VLD2018-99, pp. 37-42, Feb. 2019.
Paper # VLD2018-99 
Date of Issue 2019-02-20 (VLD, HWS) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2018-99 HWS2018-62

Conference Information
Committee HWS VLD  
Conference Date 2019-02-27 - 2019-03-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawa Ken Seinen Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To VLD 
Conference Code 2019-02-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Set-Pair Routing Algorithm with Selective Pin-Pair Connections 
Sub Title (in English)  
Keyword(1) Set-Pair Routing  
Keyword(2) Target Pin-Pair  
Keyword(3) Routing Algorithm  
1st Author's Name Kano Akagi  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
2nd Author's Name Shimpei Sato  
2nd Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
3rd Author's Name Atsushi Takahashi  
3rd Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2019-02-27 13:55:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2018-99,IEICE-HWS2018-62 
Volume (vol) IEICE-118 
Number (no) no.457(VLD), no.458(HWS) 
Page pp.37-42 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2019-02-20,IEICE-HWS-2019-02-20 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan