IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-01-30 10:55
Proposal of reduction method of calculations by using Leading Zero in the Extended Euclidean Algorithm
Masaki Ogino, Yuki Tanaka, Shugang Wei (Gunma Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) The modular multiplication inverse is used to generate the secret key of the public key cryptosystem from the difficulty of analysis due to the discrete logarithm problem, and high speed computation method has been desired conventionally. The extended Euclidean algorithm is an algorithm to calculate the modular multiplication inverse at high speed. In this study, the division and multiplication of the extended Euclidean algorithm are computed by using a subtraction circuit and an addition circuit with a pipeline structure. To reduce the times of the subtractions and additions in the division and multiplication of the extended Euclidean algorithm, we introduce Leading Zero circuit into the controlling unit. By experiments with some numeral computations, it is shown that a high speed modular multiplication inverse can be achieved.
Keyword (in Japanese) (See Japanese page) 
(in English) Modular multiplicative inverse / Extended euclidean algorithm / Leading zero / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 430, VLD2018-73, pp. 7-12, Jan. 2019.
Paper # VLD2018-73 
Date of Issue 2019-01-23 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee IPSJ-SLDM RECONF VLD CPSY IPSJ-ARC  
Conference Date 2019-01-30 - 2019-01-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Raiosha, Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc. 
Paper Information
Registration To VLD 
Conference Code 2019-01-SLDM-RECONF-VLD-CPSY-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Proposal of reduction method of calculations by using Leading Zero in the Extended Euclidean Algorithm 
Sub Title (in English)  
Keyword(1) Modular multiplicative inverse  
Keyword(2) Extended euclidean algorithm  
Keyword(3) Leading zero  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masaki Ogino  
1st Author's Affiliation Gunma University (Gunma Univ.)
2nd Author's Name Yuki Tanaka  
2nd Author's Affiliation Gunma University (Gunma Univ.)
3rd Author's Name Shugang Wei  
3rd Author's Affiliation Gunma University (Gunma Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2019-01-30 10:55:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2018-73,IEICE-CPSY2018-83,IEICE-RECONF2018-47 
Volume (vol) IEICE-118 
Number (no) no.430(VLD), no.431(CPSY), no.432(RECONF) 
Page pp.7-12 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2019-01-23,IEICE-CPSY-2019-01-23,IEICE-RECONF-2019-01-23 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan