IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-11-22 13:40
Power Distribution Network (PDN) Modeling of the Perforated Planes in A Silicon Interposer for High Bandwidth Memory (HBM)
Kyungjun Cho, Youngwoo Kim, Subin Kim, Hyunwook Park, Junyong Park, Seongsoo Lee, Joungho Kim (KAIST) EMCJ2018-62
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we first propose models of the power distribution network (PDN) of perforated power and ground (P/G) planes including substrate effects for a silicon interposer. Since it is almost impossible to simulate high-density perforated PDN structure, we suggest modeling methodology for perforated planes to reduce simulation time significantly with high accuracy.
To obtain PDN impedance of silicon interposer faster, we convert the perforated planes to solid planes with a dielectric mixture. Previously, the basic air-filled structure of equivalent solid planes is designed from the EM simulation. The resistance (R) and inductance (L) of solid planes are similarly obtained by comparing those of perforated planes. Then, the capacitance (C) and conductance (G) of perforated planes are precisely calcaled based on the conformal mapping method. From the calculated C and G, the physical dimension and material properties of the dielectric mixture of solid planes are determined respectively.
Because the PDN of a silicon interposer consists of a periodic structure, we design and analyze unit cell of PDN thoroughly. From the unit cell analysis, the electrical characteristic of an entire PDN can be successfully estimated. The PDN impedance of proposed solid and perforated planes and the simulation time to obtain each PDN impedance are compared evaluated respectively. The proposed methodology is validated by full 3-D electromagnetic (EM) simulation in the frequency range from 0.01 to 20 GHz.
Keyword (in Japanese) (See Japanese page) 
(in English) Conformal mapping / High bandwidth memory / Power distribution network / Silicon interposer / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 317, EMCJ2018-62, pp. 21-21, Nov. 2018.
Paper # EMCJ2018-62 
Date of Issue 2018-11-15 (EMCJ) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMCJ2018-62

Conference Information
Committee EMCJ IEE-EMC IEE-MAG  
Conference Date 2018-11-22 - 2018-11-23 
Place (in Japanese) (See Japanese page) 
Place (in English) KAIST 
Topics (in Japanese) (See Japanese page) 
Topics (in English) EMC Joint Workshop 2018, Daejon 
Paper Information
Registration To EMCJ 
Conference Code 2018-11-EMCJ-EMC-MAG 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Power Distribution Network (PDN) Modeling of the Perforated Planes in A Silicon Interposer for High Bandwidth Memory (HBM) 
Sub Title (in English)  
Keyword(1) Conformal mapping  
Keyword(2) High bandwidth memory  
Keyword(3) Power distribution network  
Keyword(4) Silicon interposer  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kyungjun Cho  
1st Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
2nd Author's Name Youngwoo Kim  
2nd Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
3rd Author's Name Subin Kim  
3rd Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
4th Author's Name Hyunwook Park  
4th Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
5th Author's Name Junyong Park  
5th Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
6th Author's Name Seongsoo Lee  
6th Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
7th Author's Name Joungho Kim  
7th Author's Affiliation Korea Advanced Institute of Science and Technology (KAIST)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-11-22 13:40:00 
Presentation Time 20 minutes 
Registration for EMCJ 
Paper # EMCJ2018-62 
Volume (vol) vol.118 
Number (no) no.317 
Page p.21 
#Pages
Date of Issue 2018-11-15 (EMCJ) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan