IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-08-08 16:40
Baisic analysis for fault torelance of paralelled back converters
Hirotaka Kanzaki, Toshimichi Saito (HU) NLP2018-62
Abstract (in Japanese) (See Japanese page) 
(in English) This paper studies fault tolerance of a paralleled system of buck conveters by
winner-take-all switching rule.
The dynamics is described by simple piecewise constant equation.
The switching rule can realize multi-phase syncronization automatically.
So it is suitable for fault tolerance.
Performing basic numerical experiments, we have investigated stability and
ripple characteristics for circuit key parameters.
We have also investigated stability and ripple characteristics after
the accident.
Keyword (in Japanese) (See Japanese page) 
(in English) Buck converter / stability / fault tolerance / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 174, NLP2018-62, pp. 47-50, Aug. 2018.
Paper # NLP2018-62 
Date of Issue 2018-08-01 (NLP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2018-62

Conference Information
Committee NLP  
Conference Date 2018-08-08 - 2018-08-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Saiwai-cho Campus, Kagawa Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) etc. 
Paper Information
Registration To NLP 
Conference Code 2018-08-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Baisic analysis for fault torelance of paralelled back converters 
Sub Title (in English)  
Keyword(1) Buck converter  
Keyword(2) stability  
Keyword(3) fault tolerance  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hirotaka Kanzaki  
1st Author's Affiliation Hosei University (HU)
2nd Author's Name Toshimichi Saito  
2nd Author's Affiliation Hosei University (HU)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2018-08-08 16:40:00 
Presentation Time 25 
Registration for NLP 
Paper # IEICE-NLP2018-62 
Volume (vol) IEICE-118 
Number (no) no.174 
Page pp.47-50 
#Pages IEICE-4 
Date of Issue IEICE-NLP-2018-08-01 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan