IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-06-15 15:05
A Rough Placement Method Using Multi-Objective Genetic Algorithm
Shohei Shirageyama, Kunihiro Fujiyoshi (TUAT) CAS2018-29 VLD2018-32 SIP2018-49 MSS2018-29
Abstract (in Japanese) (See Japanese page) 
(in English) In placement problem of LSI layout design, the main purpose is to minimize the wiring length.
Analytical placement has attracted attention as a method for this purpose.
In this method, the overlapping is removed by Legalization after calculating
the layout of modules with the minimum total wiring length, allowing overlapping. However, if the overlap is large, the total wiring length after removing the overlap tends to be significantly longer.
In this paper, in order to minimize the two objective functions of
overlap and total wiring length simultaneously, we propose a placement method using multi-objective genetic algorithm where the creation method of initial individual is improved. Experiments show that the proposed method is effective
Keyword (in Japanese) (See Japanese page) 
(in English) Multi-objective genetic algorithm / minimization of total overlap area / minimization of total wire length / / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 83, VLD2018-32, pp. 149-154, June 2018.
Paper # VLD2018-32 
Date of Issue 2018-06-07 (CAS, VLD, SIP, MSS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2018-29 VLD2018-32 SIP2018-49 MSS2018-29

Conference Information
Committee CAS SIP MSS VLD  
Conference Date 2018-06-14 - 2018-06-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Hokkaido Univ. (Frontier Research in Applied Sciences Build.) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System and Signal Processing, etc 
Paper Information
Registration To VLD 
Conference Code 2018-06-CAS-SIP-MSS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Rough Placement Method Using Multi-Objective Genetic Algorithm 
Sub Title (in English)  
Keyword(1) Multi-objective genetic algorithm  
Keyword(2) minimization of total overlap area  
Keyword(3) minimization of total wire length  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shohei Shirageyama  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Kunihiro Fujiyoshi  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-06-15 15:05:00 
Presentation Time 20 minutes 
Registration for VLD 
Paper # CAS2018-29, VLD2018-32, SIP2018-49, MSS2018-29 
Volume (vol) vol.118 
Number (no) no.82(CAS), no.83(VLD), no.84(SIP), no.85(MSS) 
Page pp.149-154 
#Pages
Date of Issue 2018-06-07 (CAS, VLD, SIP, MSS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan