IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-01-31 10:20
Investigation of automatic adjustment FLL circuit with general purpose FPGA board
Yukio Moridera, Ken Sakuta (USP) SCE2017-33 Link to ES Tech. Rep. Archives: SCE2017-33
Abstract (in Japanese) (See Japanese page) 
(in English) The FLL circuit of the dc - SQUID magnetometer was prototyped using a general purpose FPGA board. We tried to implement an algorithm which controlled AD/DA converters, integral feedback and automatic flux lock process, on the convenient FPGA board. As a result, it was possible to realize FLL operation of SQUID with a simple system and operation.
Keyword (in Japanese) (See Japanese page) 
(in English) SQUID / FLL circuit / FPGA board / automatic adjustment / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 428, SCE2017-33, pp. 13-14, Jan. 2018.
Paper # SCE2017-33 
Date of Issue 2018-01-24 (SCE) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2017-33 Link to ES Tech. Rep. Archives: SCE2017-33

Conference Information
Committee SCE  
Conference Date 2018-01-31 - 2018-01-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) SQUID, high frequency, sensing technologies and their applications, etc. 
Paper Information
Registration To SCE 
Conference Code 2018-01-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Investigation of automatic adjustment FLL circuit with general purpose FPGA board 
Sub Title (in English)  
Keyword(1) SQUID  
Keyword(2) FLL circuit  
Keyword(3) FPGA board  
Keyword(4) automatic adjustment  
1st Author's Name Yukio Moridera  
1st Author's Affiliation University of Shiga Prefecture (USP)
2nd Author's Name Ken Sakuta  
2nd Author's Affiliation University of Shiga Prefecture (USP)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2018-01-31 10:20:00 
Presentation Time 25 
Registration for SCE 
Paper # IEICE-SCE2017-33 
Volume (vol) IEICE-117 
Number (no) no.428 
Page pp.13-14 
#Pages IEICE-2 
Date of Issue IEICE-SCE-2018-01-24 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan