IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-12-14 15:10
Noise of Digital-Based Analog Rail-to-Rail Amplifier due to Internal Path Delays
Hirotoshi Suzuki, Kazuyuki Wada (Meiji Univ)
Abstract (in Japanese) (See Japanese page) 
(in English) Digital-Based Analog Amplifiers have been proposed for bringing the benefits by miniaturization of technology node to analog circuits.In this paper, it is revealed that delay difference between two paths of quantized inputs affects output as adding white noise and a new structure is proposed.Suppression of output noise on the proposed circuit is confirmed by simulation.
Keyword (in Japanese) (See Japanese page) 
(in English) differential circuit / logic gate / white noise / / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 343, CAS2017-80, pp. 85-89, Dec. 2017.
Paper # CAS2017-80 
Date of Issue 2017-12-07 (CAS, ICD, CPSY) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee ICD CPSY CAS  
Conference Date 2017-12-14 - 2017-12-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Art Hotel Ishigakijima 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2017-12-ICD-CPSY-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Noise of Digital-Based Analog Rail-to-Rail Amplifier due to Internal Path Delays 
Sub Title (in English)  
Keyword(1) differential circuit  
Keyword(2) logic gate  
Keyword(3) white noise  
1st Author's Name Hirotoshi Suzuki  
1st Author's Affiliation Meiji Universuty (Meiji Univ)
2nd Author's Name Kazuyuki Wada  
2nd Author's Affiliation Meiji Universuty (Meiji Univ)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2017-12-14 15:10:00 
Presentation Time 120 
Registration for CAS 
Paper # IEICE-CAS2017-80,IEICE-ICD2017-68,IEICE-CPSY2017-77 
Volume (vol) IEICE-117 
Number (no) no.343(CAS), no.344(ICD), no.345(CPSY) 
Page pp.85-89 
#Pages IEICE-5 
Date of Issue IEICE-CAS-2017-12-07,IEICE-ICD-2017-12-07,IEICE-CPSY-2017-12-07 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan