IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-12-14 15:10
Proposal of high precision skew adjustment method with an on-chip setup time measurement circuit
Naoto Kamba, Masaki Ishii, Masahiro Sasaki (SIT) CAS2017-84 ICD2017-72 CPSY2017-81 Link to ES Tech. Rep. Archives: ICD2017-72
Abstract (in Japanese) (See Japanese page) 
(in English) In recent years, clock skew which can be tolerated is reduced because the operating speed of integrated circuits increase, therefore high precision skew reduction system is required. In this study, we propose a dynamic high precision skew adjustment circuit using timing error information measured by the on-chip relative setup time measurement circuit in order to reduce the slight skew remaining in the design stage and the skew caused by the manufacturing process.
Keyword (in Japanese) (See Japanese page) 
(in English) programmable delay line / skew adjustment / tspc d-ff / setup time / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 344, ICD2017-72, pp. 97-97, Dec. 2017.
Paper # ICD2017-72 
Date of Issue 2017-12-07 (CAS, ICD, CPSY) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2017-84 ICD2017-72 CPSY2017-81 Link to ES Tech. Rep. Archives: ICD2017-72

Conference Information
Committee ICD CPSY CAS  
Conference Date 2017-12-14 - 2017-12-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Art Hotel Ishigakijima 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2017-12-ICD-CPSY-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Proposal of high precision skew adjustment method with an on-chip setup time measurement circuit 
Sub Title (in English)  
Keyword(1) programmable delay line  
Keyword(2) skew adjustment  
Keyword(3) tspc d-ff  
Keyword(4) setup time  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Naoto Kamba  
1st Author's Affiliation Shibaura Institute of Technology (SIT)
2nd Author's Name Masaki Ishii  
2nd Author's Affiliation Shibaura Institute of Technology (SIT)
3rd Author's Name Masahiro Sasaki  
3rd Author's Affiliation Shibaura Institute of Technology (SIT)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-12-14 15:10:00 
Presentation Time 120 minutes 
Registration for ICD 
Paper # CAS2017-84, ICD2017-72, CPSY2017-81 
Volume (vol) vol.117 
Number (no) no.343(CAS), no.344(ICD), no.345(CPSY) 
Page p.97 
#Pages
Date of Issue 2017-12-07 (CAS, ICD, CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan