IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-12-07 09:30
Plasmonic halfadder with mode conversion of surface plasmon
Tomohiro Hirano, Masashi Ota, Ryo Watanabe, Yuya Ishii, Mitsuo Fukuda (Toyohashi Tech.) OPE2017-89 Link to ES Tech. Rep. Archives: OPE2017-89
Abstract (in Japanese) (See Japanese page) 
(in English) Surface plasmon polaritons (SPPs) can be used as signal carriers in high speed and highly integrated logic gates and we have already reported a plasmonic half-adder comprised of two multi-mode interferometers. In this report, half-adder is scaled down to about 60% by employing a tapered mode conversion waveguide. The ON/OFF ratios of the half-adder is calculated to be 15.2 dB for XOR gate and 9.1 dB for AND gate by electromagnetic field analyses and experimentally monitored to be 6.8 dB for XOR gate and 3.82 dB for AND gate using a scanning near-field optical microscope.
Keyword (in Japanese) (See Japanese page) 
(in English) Surface Plasmon Polaritons / Multimode Interferometer / Plasmonic logic gates / Mode Conversion / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 339, OPE2017-89, pp. 1-4, Dec. 2017.
Paper # OPE2017-89 
Date of Issue 2017-11-30 (OPE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF OPE2017-89 Link to ES Tech. Rep. Archives: OPE2017-89

Conference Information
Committee OPE  
Conference Date 2017-12-07 - 2017-12-08 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To OPE 
Conference Code 2017-12-OPE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Plasmonic halfadder with mode conversion of surface plasmon 
Sub Title (in English)  
Keyword(1) Surface Plasmon Polaritons  
Keyword(2) Multimode Interferometer  
Keyword(3) Plasmonic logic gates  
Keyword(4) Mode Conversion  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tomohiro Hirano  
1st Author's Affiliation Toyohashi University of Technology (Toyohashi Tech.)
2nd Author's Name Masashi Ota  
2nd Author's Affiliation Toyohashi University of Technology (Toyohashi Tech.)
3rd Author's Name Ryo Watanabe  
3rd Author's Affiliation Toyohashi University of Technology (Toyohashi Tech.)
4th Author's Name Yuya Ishii  
4th Author's Affiliation Toyohashi University of Technology (Toyohashi Tech.)
5th Author's Name Mitsuo Fukuda  
5th Author's Affiliation Toyohashi University of Technology (Toyohashi Tech.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-12-07 09:30:00 
Presentation Time 25 minutes 
Registration for OPE 
Paper # OPE2017-89 
Volume (vol) vol.117 
Number (no) no.339 
Page pp.1-4 
#Pages
Date of Issue 2017-11-30 (OPE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan